Long applicationsign-up on Workday

Product Validation Engineer II

Cadence Design Systems • EDA Software • Semiconductor IP & Chip Design Services • 24 days ago
Smart Apply
Similar jobs
1,966,598open jobs
116,307companies
250,442added this week
Browse all
Salary
≈ $20k – $46k per year (Estimated)
Location
In office (Hsinchu)
Seniority
Middle
Employment
Full-Time

First seen by Alion on Sep 30, 2026. Cadence Design Systems scores B on the Alion truth index.

Overview
Company
Impact
Profile match

Cadence Design Systems

Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.
cadence.com • HQ: San Jose, United States • Semiconductor IP & Chip Design Services • EDA Software • 5000+ employees • Est. 1988
Tech stack of Cadence Design Systems
Backed by Sequoia Capital

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This role focuses on product validation for Conformal tools, including LEC, ECO, and CLP. The validation scope covers full Cadence flow testing as well as numerous advanced features currently under development. The role will work closely with R&Ds and Product Engineers (PEs) to design and execute effective and efficient validation strategies, ensuring high tool quality and performance.

We’re doing work that matters. Help us solve what others can’t.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,966,598 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Hsinchu
≈ $20k – $46k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Hsinchu
QA
Rest-Assured
Apply
≈ $19k – $44k per year (Estimated) • Remote (Taiwan) • 4+ years exp • Taipei
Design
Sketch
Apply
≈ $21k – $48k per year (Estimated) • Remote (Taiwan) • 10+ years exp • Bachelor's Degree • Taipei
Verilog
SystemVerilog
Chips/EDA
Siemens ModelSim
UVM
Xilinx Vivado
Apply
≈ $20k – $46k per year (Estimated) • Remote (Taiwan) • 7+ years exp • Taipei
Apply
≈ $20k – $46k per year (Estimated) • Remote (Taiwan) • 4+ years exp • Taipei
Apply
≈ $22k – $58k per year (Estimated) • In office • Full-Time • 4+ years exp • Bengaluru
Python
Perl
DevOps
Linux
Unix
Chips/EDA
Cadence Genus
Cadence Conformal
Apply
≈ $10k – $29k per year (Estimated) • Equity • In office • Full-Time • 2+ years exp • Bachelor's Degree • Bengaluru
TCL Scripting
AI/ML
Copilot
ChatGPT
Chips/EDA
Cadence Conformal
Synopsys Formality
Apply
≈ $74k – $170k per year (Estimated) • In office • Full-Time • 5+ years exp • Leuven
Python
Verilog
SystemVerilog
Chips/EDA
Tessent
Cadence Conformal
Apply
≈ $22k – $50k per year (Estimated) • Hybrid • Full-Time • 12+ years exp • Bachelor's Degree • George Town
TCL Scripting
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Cadence Conformal
Ansys RedHawk
Apply
≈ $95k – $173k per year (Estimated) • Remote (Germany) • 5+ years exp • Bachelor's Degree • Nuremberg
Python
SystemVerilog
MATLAB
Chips/EDA
Cadence Xcelium
Cadence Conformal
Apply
≈ $30k – $69k per year (Estimated) • In office • Full-Time • Zhubei
Python
SystemVerilog
DevOps
Linux
Unix
Chips/EDA
UVM
Cadence Palladium
Cadence Protium
Management
Jira
Apply
AE Group Director 7 days ago
$158k – $293k per year • Equity • In office • Full-Time • 15+ years exp • Master's Degree • Noida
Chips/EDA
Cadence Palladium
Cadence Protium
MedTech
Verification & Validation
Apply
≈ $121k – $273k per year (Estimated) • In office • Full-Time • Cary
Chips/EDA
Cadence Virtuoso
Apply
≈ $37k – $85k per year (Estimated) • In office • Full-Time • Beijing • Shanghai
Python
Verilog
Perl
TCL Scripting
Apply
$62k – $114k per year • Equity • In office • Full-Time • Bachelor's Degree • San Jose
Python
DevOps
Unix
Chips/EDA
KiCad
Cadence Allegro
Cadence Sigrity
Eagle
Apply
≈ $20k – $46k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Hsinchu
QA
Rest-Assured
Apply
≈ $28k – $58k per year (Estimated) • In office • 12+ years exp • Hsinchu
Python
C++
SystemVerilog
Perl
DevOps
Unix
Chips/EDA
UVM
Formal Verification
Apply
≈ $39k – $88k per year (Estimated) • Hybrid • Full-Time • 12+ years exp • Hsinchu
Python
Verilog
SystemVerilog
Perl
Apply
≈ $16k – $37k per year (Estimated) • In office • Full-Time • Master's Degree • Hsinchu
Python
MATLAB
AI/ML
Machine Learning
Chips/EDA
Electron Microscopy (SEM/TEM)
Apply
≈ $13k – $31k per year (Estimated) • In office • 2+ years exp • High School Diploma • Hsinchu
QA
Rest-Assured
Apply
See all jobs
This is one of many
1,966,598 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles