2,100,493open jobs
129,309companies
242,356added this week
Browse all
Salary
$150k – $250k per year
Location
In office (Irvine, San Jose)
Seniority
Principal · 5+ years exp
Visa
H-1B filings in 12 months: 5

Confirmed on the employer's own hiring board on Nov 4, 2026. First seen by Alion on Aug 17, 2026. Celero Communications scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Celero Communications is a semiconductor start-up building technology for next-generation high-speed communication and connectivity. Its open roles include principal physical design engineers and high-speed analog layout design engineers, with engineering teams in Irvine, San Jose and Ottawa. The company is headquartered in Laguna Beach, California, United States.

Are you an Analog Design Engineer passionate about building the high-speed interconnect technology powering the next generation of AI? Join our fast-growing semiconductor startup and help develop disruptive mixed-signal solutions that enable tomorrow's AI infrastructure. We are seeking experienced Analog Design Engineers to architect, design, and deliver high-performance analog and mixed-signal circuits for next-generation transceivers and other critical high-speed functions. This is an opportunity to work alongside a world-class engineering team, tackle challenging design problems in advanced process technologies, and make a direct impact on innovative products from architecture through silicon.

Locations: Irvine, CA (HQ) | San Jose, CA | Vancouver, BC | Ottawa, ON

What You Will Do:

  • High speed analog circuit design, such as high-speed broadband amplifiers (VGA, CTLE, DRV, etc.)
  • Clock generation and distribution (VCOs, PLL, clock distribution, etc.)
  • Fundamental analog blocks (bandgap references, LDOs, temp sensors, etc.)
  • New techniques for the development of next generation optical transceiver
  • Design of custom passive components, from concept to silicon implementation
  • Supervise analog layouts within advanced process nodes
  • System verification and circuit design spec creation
  • Silicon bring-up, debug and support
  • Team communication and documentation 

What You Will Bring: 

  • Master’s degree and/or PhD in Electrical Engineering or related fields with 5+ years of experience
  • Should have strong analog design fundamentals and experience in designing analog circuit blocks for broadband amplification, clock generation and distribution, and/or fundamental analog blocks
  • Experience with analog design and verification tools (Virtuoso, Spectre, ADE, and post layout extraction tools) is a must
  • Experience in advance CMOS design and verification flows (tools to evaluate self-heating, electromigration, safe operating area)
  • Experience with electromagnetic simulation tools (EMX, Momentum, HFSS or other) is a plus
  • Knowledge of the fundamentals on electromagnetism, lump models, and high frequency design
  • Good understanding of analog layouts in FinFET and its effect on high-speed designs is a plus
  • Strong communication and documentation skills

Annual Base Salary Range for US: $150,000 - $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,100,493 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Irvine
Hybrid · 8+ years exp · Boston
Python
SQL
Databases
Snowflake
AI/ML
Copilot
Claude
Scikit-learn
SciPy
NumPy
Time Series
DevOps
GitHub Actions
Azure
CI/CD
Git
GitHub
Analytics
Plotly
Management
Scrum
Apply
Field Supervisor 1 hour ago
In office · 10+ years exp · Seattle
Apply
$165k per year · In office · 15+ years exp · Bachelor's Degree · Oak Brook
Apply
$144k per year · In office · Full-Time · United States
Apply
Hybrid · Full-Time · 10+ years exp · Bachelor's Degree · Hillsboro
Chips/EDA
Photolithography
EUV
Statistical Process Control
Life Sciences
Design of Experiments
Apply
$150k – $250k per year · In office · 7+ years exp · San Jose · Irvine
Python
Perl
Chips/EDA
Siemens Calibre
Cadence Pegasus
Apply
$150k – $250k per year · In office · 7+ years exp · Irvine
Python
Perl
Chips/EDA
Siemens Calibre
Cadence Pegasus
Apply
$175k – $225k per year · In office · 8+ years exp · Bachelor's Degree · Irvine
Python
MATLAB
Apply
$150k – $250k per year · In office · 5+ years exp · Master's Degree · Irvine
MATLAB
Chips/EDA
Cadence Virtuoso
Apply
$150k – $250k per year · In office · 5+ years exp · Master's Degree · San Jose · Irvine
Apply
$138k – $172k per year · Equity · In office · 7+ years exp · Bachelor's Degree · Irvine
SpaceTech
FMEA
Apply
$138k – $173k per year · Equity · In office · 7+ years exp · Bachelor's Degree · Irvine
SpaceTech
CATIA
MedTech
Human Factors Engineering
Apply
$220k – $292k per year · Equity · In office · Secret · 10+ years exp · Huntsville · Irvine · Seattle · Washington
AI/ML
Computer Vision
Robotics
Sensor Fusion
Apply
Sr. EMC Engineer 1 day ago
$121k – $151k per year · Equity · In office · 3+ years exp · Bachelor's Degree · Irvine
Python
MATLAB
Apply
$115k – $130k per year · In office · Full-Time · 3+ years exp · Bachelor's Degree · Irvine
Life Sciences
GMP
LIMS
Design of Experiments
MedTech
CAPA
Apply
See all jobs
This is one of many
2,100,493 more open roles from verified company boards, updated every day.