1,972,860open jobs
116,621companies
258,295added this week
Browse all
Salary
≈ $38k – $87k per year (Estimated)
Location
In office (Shanghai)
Seniority
Senior · 10+ years exp

Confirmed on the employer's own hiring board on Oct 24, 2026. First seen by Alion on Sep 25, 2026.

Overview
Company
Impact
Profile match
Celestica is a Canadian electronics manufacturing company founded in 1994 and headquartered in Toronto. It designs and builds hardware for data centre, aerospace and industrial customers. The company operates sites on several continents.

Req ID: 140067

Region: Asia

Country: China

State/Province: Shanghai

City: Shanghai

Job Description:

The FPGA/CPLD engineer will play a key role in designing, implementing, and validating FPGA/CPLD-based solutions for data center server, storage, and switching platforms.

The role involves defining system FPGA/CPLD architecture, technical proposal and part selection, writing RTL code, running simulations, FPGA/CPLD schematic and PCB design review and validating designs on hardware. You will be responsible for optimizing designs to meet system requirements and working closely with hardware and software engineers to ensure full integration.

This position works in a cross-functional team with designers, customers, and project leaders to ensure robust and high-quality product development. The FPGA/CPLD engineer will also help improve designs based on feedback from areas such as manufacturing, reliability, and testing.

Job Responsibilities:

  • Work closely with system architecture, hardware designer and software designer to understand/define the architecture requirements
  • Create the design specification, test plans, and reports to ensure design traceability.
  • Cooperate with hardware engineer on the logic part schematic design /review etc.
  • On-time delivery of the RTL design and module-level verification and test case definition
  • Perform pre-synthesis and post-synthesis simulation and validation.
  • Drive the entire back-end design flow including design constraints, floor-plan and timing analysis.
  • Lead debugging and failure analysis efforts during FPGA/CPLD on-board validation.
  • Collaborate with peers including different function team to ensure the successful delivery of high-performance systems
  • As a mentor to junior engineers, provide training and technical guidance.
  • Provide accurate and timely project schedule estimates, meet project milestone schedule

Job Requirement:

  • Bachelors or master's in computer science, Communication and System Engineering, Electrical Engineering or related fields
  • BSEE with 10+ years of FPGA/CPLD experience or MSEE with 5+ years of experience, familiar with Xilinx and Intel(Altera)FPGA and Lattice CPLD/FPGA etc.
  • In depth knowledge with Verilog, System Verilog, RTL design, FPGA/CPLD design, and FPGA/CPLD design tools (eg. ISE, Vivado, Quartuse-II, Diamond, Modelsim etc.)
  • In depth knowledge with high speed serial protocols such as PCIe/USB/Ethernet/DDR/LVDS;
  • Familiar with SPI, eSPI, I2C, UART, LPC, MDIO etc. low speed interface.
  • Familiar with UVM constrained random coverage driven concepts, assertion based verification and functional coverage techniques.
  • Proficient in understanding hardware schematics and PCB designs for FPGA/CPLD pinout constraints and on-board validation.
  • Proficient in using oscilloscopes, multimeters, logic analyzers, and various hardware debugging and testing tools.
  • Excellent problem solving and hands-on debugging skills
  • Excellent communications skills and well English speaking/writing ability
  • Strong inter -personal skills and ability to understand customer needs, expectations and perspective
  • Demonstrated ability to multi-task on multiple projects

Additional Prefer Requirement:

  • In depth knowledge with data center server, storage, and switching platforms architecture, with expertise in FPGA/CPLD roles inside the system, FPGA/CPLD part selection, and technical proposal development.
  • Familiar with hardware development processes with extensive experience in hardware design, bring-up, and troubleshooting, proficient in Intel/AMD X86 CPU architecture and power-up sequencing etc.
  • In depth knowledge with secure boot design principles and implementation, providing suitable secure boot solutions for different systems.
  • Proficient in C/C++, with experience in FPGA/CPLD feature software driver development and verification, familiar with MicroBlaze, Nios-II, or MCU development is a plus.
  • Proficient in Shell/Python development, customizing scripts based on system requirements for testing purposes.

Celestica is an equal opportunity employer. All qualified applicants will receive consideration for employment and will not be discriminated against on any protected status (including race, religion, national origin, gender, sexual orientation, age, marital status, veteran or disability status or other characteristics protected by law).

At Celestica we are committed to fostering an inclusive, accessible environment, where all employees and customers feel valued, respected and supported. Special arrangements can be made for candidates who need it throughout the hiring process. Please indicate your needs and we will work with you to meet them.

COMPANY OVERVIEW:

Celestica (NYSE, TSX: CLS) enables the world’s best brands. Through our recognized customer-centric approach, we partner with leading companies in Aerospace and Defense, Communications, Enterprise, HealthTech, Industrial, Capital Equipment and Energy to deliver solutions for their most complex challenges. As a leader in design, manufacturing, hardware platform and supply chain solutions, Celestica brings global expertise and insight at every stage of product development - from drawing board to full-scale production and after-market services for products from advanced medical devices, to highly engineered aviation systems, to next-generation hardware platform solutions for the Cloud.

Headquartered in Toronto, with talented teams spanning 40+ locations in 13 countries across the Americas, Europe and Asia, we imagine, develop and deliver a better future with our customers.

Celestica would like to thank all applicants, however, only qualified applicants will be contacted.

Celestica does not accept unsolicited resumes from recruitment agencies or fee based recruitment services.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,972,860 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Shanghai
≈ $32k – $75k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Shanghai
SpaceTech
FMEA
MedTech
Verification & Validation
Apply
Sr. Hardware Engineer 12 days ago
≈ $32k – $74k per year (Estimated) • Remote (China) • 4+ years exp • Bachelor's Degree • Shanghai
Apply
≈ $27k – $62k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Xi'an
MATLAB
MATLAB
Simulink
Chips/EDA
LTspice
Apply
≈ $40k – $93k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Shenzhen
C++
DevOps
RTOS
IoT
FreeRTOS
Apply
$14k – $18k per year • In office • Full-Time • Suzhou
Apply
≈ $149k – $299k per year (Estimated) • In office • Bachelor's Degree • New York
Python
Java
C++
Perl
DevOps
GCP
AWS
Incident Management
Linux
Apply
$190k – $252k per year • Equity • In office • Secret • 2+ years exp • Master's Degree • Broomfield • Waltham
Python
JavaScript
Rust
TypeScript
C++
Node JS
Python
FastAPI
AI/ML
Claude
Computer Vision
PyTorch
Anomaly Detection
OpenAI Codex
Machine Learning
Frontend
React.js
CesiumJS
DevOps
Rest API
CI/CD
GitHub
Robotics
Sensor Fusion
QA
Robot Framework
Apply
$142k – $188k per year • Equity • In office • Secret • Waltham • Broomfield
Python
Rust
C++
AI/ML
Claude
Computer Vision
OpenAI Codex
DevOps
Terraform
Docker Compose
Helm
CircleCI
Prometheus
CI/CD
ArgoCD
AWS
Docker
Kubernetes
Grafana
GitHub
Robotics
Foxglove Studio
Sensor Fusion
QA
Robot Framework
Apply
$144k – $192k per year • Equity • In office • Secret • Broomfield
Python
Rust
C++
AI/ML
Claude
Computer Vision
OpenAI Codex
DevOps
Terraform
Docker Compose
Helm
CircleCI
Prometheus
CI/CD
ArgoCD
AWS
Docker
Kubernetes
Grafana
GitHub
Robotics
Foxglove Studio
Sensor Fusion
QA
Robot Framework
Apply
≈ $19k – $43k per year (Estimated) • In office • 5+ years exp • Bengaluru
Java
C++
Databases
PostgreSQL
Apache Kafka
AI/ML
Flink
Apply
Hardware Engineer 6 days ago
≈ $15k – $37k per year (Estimated) • Remote (China) • Shanghai
Design
Sketch
Apply
Sr. Hardware Engineer 12 days ago
≈ $32k – $74k per year (Estimated) • Remote (China) • 4+ years exp • Bachelor's Degree • Shanghai
Apply
In office • Internship • Bachelor's Degree • Austin
C++
AI/ML
CUDA
ROCm
DevOps
Linux
Apply
≈ $131k – $248k per year (Estimated) • In office • Nationals only • 9+ years exp • PhD • United States
AI/ML
CUDA
ROCm
DevOps
CentOS Stream
Management
Agile
Scrum
SpaceTech
FMEA
Life Sciences
Design of Experiments
Apply
≈ $23k – $52k per year (Estimated) • Remote (Malaysia) • George Town
Apply
≈ $17k – $43k per year (Estimated) • In office • Shanghai
Apply
≈ $17k – $43k per year (Estimated) • In office • Shanghai
DevOps
RTOS
Linux
IoT
FreeRTOS
Apply
≈ $40k – $108k per year (Estimated) • In office • 1+ year exp • Shanghai
Java
TypeScript
SQL
Databases
Redis
Apply
≈ $38k – $99k per year (Estimated) • In office • Full-Time • Shanghai
Apply
In office • Full-Time • 2+ years exp • Shanghai
Apply
See all jobs
This is one of many
1,972,860 more open roles from verified company boards, updated every day.