368,634open jobs
9,437companies
50,578added this week
Browse all
Salary
$101k – $201k per year (Estimated)
Location
In office (Melbourne)
Seniority
Senior
Employment
Full-Time
Overview
Company
Impact
Profile match
CesiumAstro is an aerospace technology company headquartered in Austin, Texas, and founded in 2017. The company develops and manufactures software-defined active phased array communication systems, including satellites, terminals, and reconfigurable processing units for space, airborne, and ground missions. It serves commercial and defense sectors with high-throughput connectivity solutions and operates manufacturing facilities in the United States to support domestic supply chains.

We are looking to add a Senior FPGA Engineer to our team. If you enjoy working in a startup environment and are passionate about developing leading-edge hardware for satellites, spacecraft, and aerospace systems, we would like to hear from you.

In this position, you will be responsible for FPGA circuits and systems through all phases of the development process. The ideal candidate will have experience in FPGA design, verification, test, and deployment at the HDL level. FPGA HDL designs will include high-speed serial interfaces and data streams, digital processing cores, multiple clocks and clock domains, and management interfaces. Testing, validation, and verification will also be central tasks for any FPGA design. Experience in digital signal processing or board-level hardware design is also desirable.

The successful candidate will present engineering design review materials to our customers and executive team, as well as participate in proposal-writing efforts. As such, excellent written and verbal communication skills are required.

JOB REQUIREMENTS AND MINIMUM QUALIFICATIONS

  • A Bachelor of Science (BS) or Master of Science (MS) degree in Electrical Engineering or Computer Engineering from an accredited university or institution.
  • 5 years of industry or university research experience in the design, analysis, and implementation of FPGA systems at the HDL level.
  • Expertise in FPGA design and verification (Verilog/VHDL, HDL coder, Xilinx’s Vivado, Modelsim, etc.).
  • Hands-on experience with lab instruments such as digital oscilloscopes, spectrum analyzers, RF signal generators, and vector signal analyzers.
  • Excellent written and verbal communication skills.

PREFERRED EXPERIENCE

  • Aerospace design and qualification.
  • Worst-case analysis, failure method and criticality analyses, and reliability analysis.
  • Experience with board-level hardware design.
  • Familiarity with communications systems, such as digital signal processing.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,634 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Melbourne
In office • Full-Time • 2+ years exp
MATLAB
Python
SystemVerilog
Verilog
VHDL
MATLAB
Simulink
AI/ML
NumPy
Chips/EDA
Xilinx Vivado
Apply
$118k – $142k per year • In office • Full-Time • 2+ years exp • Bachelor's Degree • El Segundo
C++
MATLAB
Python
SystemC
SystemVerilog
Verilog
VHDL
DevOps
CI/CD
QEMU
Chips/EDA
UVM
Apply
$140k – $247k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Austin
MATLAB
DevOps
Git
Chips/EDA
Siemens ModelSim
Siemens QuestaSim
UVM
Xilinx Vivado
Management
Jira
Apply
$22k – $52k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Moscow
Verilog
VHDL
Chips/EDA
Altium Designer
Apply
$19k – $49k per year (Estimated) • In office • Tomsk
MATLAB
SystemVerilog
Verilog
MATLAB
Simulink
Chips/EDA
Xilinx Vivado
Apply
$140k – $168k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • El Segundo
C++
Apply
$133k – $161k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Westminster
C++
Apply
$147k – $260k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Austin
C++
Apply
$140k – $168k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • El Segundo
C++
Apply
$133k – $161k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Westminster
C++
Apply
$96k – $227k per year (Estimated) • In office • Full-Time • Melbourne • Sydney
PowerShell
Python
DevOps
AWS
Azure
CI/CD
GCP
Incident Management
Kubernetes
Platform Engineering
Service Mesh
Terraform
Apply
$80k – $147k per year (Estimated) • Remote/Hybrid • Full-Time • Melbourne
DevOps
CI/CD
Apply
$43k – $108k per year • Equity • Remote/Hybrid • Full-Time • Melbourne • Sydney
AI/ML
Claude
Claude Code
Design
Figma
Management
Confluence
Jira
Slack
Marketing
Mixpanel
Apply
$24k – $99k per year (Estimated) • In office • Full-Time • 2+ years exp • Melbourne
JavaScript
Python
DevOps
Azure
Azure DevOps
Management
Jira
Marketing
Salesforce
QA
Selenium
TestRail
Apply
$170k – $195k per year • Remote/Hybrid • Melbourne
Management
Confluence
Jira
Apply
See all jobs
This is one of many
368,634 more open roles from verified company boards, updated every day.