ASIC Layout Engineer
Confirmed on the employer's own hiring board on Nov 5, 2026. First seen by Alion on Oct 30, 2026. Cisco Systems scores B on the Alion truth index.
Meet the Team
We develop the foundation IP behind the Cisco Silicon One platform, which powers the world's most advanced switches and routers. Our international team delivers the standard cell libraries and analog IP that Silicon One ASICs are built on, on groundbreaking process technology.
About the Role
We are hiring an ASIC Engineer to design and verify standard cells for our next-generation ASICs on innovative FinFET and GAA nodes. You will build high-performance cell layouts, take them to clean physical verification, and run library QA checks before release. You will work closely with senior engineers and with the circuit design, characterization and physical design teams. This role offers broad hands-on exposure and a clear path to technical ownership.
What You'll Do
- Design standard cell layouts: logic, high-drive, clock, level shifter, tap/boundary and specialty cells.
- Optimize cell layouts for density, performance, power, EM and manufacturability.
- Run physical verification and fix issues to clean signoff: DRC, LVS, antenna, ERC and extraction.
- Run library QA checks and resolve view mismatches across GDS, LEF, Liberty, NDM and CDL.
- Develop and maintain scripts for layout, verification and QA (Python, Tcl, SKILL).
- Support analog/mixed-signal layout work with the mixed-signal team.
- Support the characterization team with extraction and netlist QA, and help prepare library releases.
- Debug block-level layout and verification issues with the physical design and STA teams.
- Take part in layout and QA reviews and contribute to methodology improvements.
Minimum Qualifications
- Bachelor's + 3 years, Master's + 2 years, or PhD of related experience in Electrical Engineering, Computer Engineering or a related field.
- First hand standard cell or custom layout experience on FinFET nodes such as TSMC 7nm, 5nm, 3nm or 2nm.
- Experience with physical verification and extraction tools such as Calibre, ICV, StarRC or Quantus.
- Proficiency in Cadence Virtuoso.
Preferred Qualifications
- Analog/mixed-signal design and layout experience, such as PLLs, LDOs, bandgaps, IOs or sensors, including matching, shielding and post-layout simulation.
- Experience with standard cell characterization and Liberty modeling, using tools such as PrimeLib, Liberate or SiliconSmart.
- Experience with library QA and view consistency checks (GDS, LEF, Liberty, CDL).
- Exposure to library release: abstract/LEF and NDM generation and validation in P&R tools.
- Scripting in Python, Tcl, SKILL or Perl for design automation.
- Familiarity with EM/IR analysis and low-power cells (multi-Vt, power gating, retention).
- Strong written and spoken English, and experience working in multi-site teams.
Why Cisco?
At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.