1,913,944open jobs
112,282companies
250,586added this week
Browse all
Salary
≈ $17k – $41k per year (Estimated)
Location
In office (Hyderabad)
Seniority
Senior · 6+ years exp

Confirmed on the employer's own hiring board on Oct 22, 2026. First seen by Alion on Sep 1, 2026. Cyient scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Cyient provides engineering, geospatial and network services to global industries. Its work spans aerospace design, rail signalling, utilities mapping and semiconductor engineering. The company also manufactures electronic hardware for specialist customers.

Contractor Requirement - Design Verification Engineer (Wi-Fi / Low Power Wireless)

Customer: Silicon Labs

Experience: 6-10 Years

Location: Hyderabad (Onsite)

Positions: 2

Project Overview

Silicon Labs is looking for a Design Verification contractor to support verification of next-generation Wi-Fi and Low Power Wireless (LPW) SoCs. The engineer is expected to work independently on UVM-based verification, regression debug, and SoC/RF interface validation.

Mandatory Technical Skills

  • 6-10 years of ASIC/SoC Design Verification experience.
  • Expertise in SystemVerilog (SV) and UVM.
  • Strong C programming skills.
  • Experience in RTL and Gate-Level Simulation (GLS) debug.
  • Experience in constrained-random verification, functional coverage and SystemVerilog Assertions (SVA).
  • Strong debugging skills with Verdi/DVE/SimVision.
  • Experience in Wi-Fi and/or Low Power Wireless (BLE, Zigbee, Thread, Matter) verification.
  • Ability to debug protocol, subsystem and SoC-level failures independently.
  • Good understanding of digital design fundamentals and SoC architecture.

Preferred Skills

  • RF interface debug and digital/RF integration knowledge.
  • PHY/MAC architecture understanding.
  • DSP fundamentals and communication systems knowledge.
  • MATLAB/Simulink exposure for algorithm understanding.
  • Python scripting for automation.
  • Experience with VCS/Xcelium/Questa, Git and Jenkins.
  • Experience with CDC/RDC and SDF timing debug ($setuphold, $recrem).

Roles & Responsibilities

  • Develop and maintain UVM verification environments.
  • Develop test plans, testcases, sequences, scoreboards and assertions.
  • Execute RTL and GLS regressions and perform root-cause analysis.
  • Debug RF interface, protocol and integration issues.
  • Work closely with RTL, Firmware, Architecture and Validation teams.
  • Drive closure of verification issues with high quality.

Vendor Expectations

  • 30 days notice period expected .
  • Profiles should be pre-screened before submission.
  • Submit updated resume highlighting relevant wireless verification experience.
  • Candidate should be willing to work onsite from Hyderabad
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,913,944 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Hyderabad
≈ $21k – $54k per year (Estimated) • In office • Full-Time • 5+ years exp • Hyderabad • Bengaluru
Python
JavaScript
Perl
DevOps
CI/CD
Jenkins
Git
Linux
Chips/EDA
Synopsys Verdi
Apply
≈ $24k – $62k per year (Estimated) • In office • Full-Time • 5+ years exp • Bengaluru
Python
Perl
AI/ML
LLM
Machine Learning
Apply
Electrical Engineer 3 4 hours ago
≈ $20k – $47k per year (Estimated) • Hybrid • Bengaluru
SpaceTech
FMEA
Apply
≈ $24k – $55k per year (Estimated) • In office • Full-Time • 3+ years exp • Bengaluru
Verilog
VHDL
Apply
ASIC Engineer 1 day ago
≈ $24k – $61k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Bengaluru
Chips/EDA
Synopsys PrimeTime
Apply
≈ $17k – $42k per year (Estimated) • In office • Full-Time • 5+ years exp • Master's Degree • Bengaluru • Hyderabad
Verilog
SystemVerilog
DevOps
Unix
Chips/EDA
Siemens QuestaSim
UVM
Apply
≈ $16k – $43k per year (Estimated) • In office • 5+ years exp • Hyderabad
Java
AI/ML
Copilot
DevOps
Rest API
CI/CD
Git
SOAP
QA
Playwright
Appium
Apply
QE Consultant 1 day ago
≈ $10k – $23k per year (Estimated) • In office • 7+ years exp • Hyderabad
Python
Java
SQL
DevOps
Rest API
SOAP
Analytics
ETL/ELT
Management
Confluence
Jira
Agile
Waterfall
QA
Selenium
Cypress
Playwright
Postman
SoapUI
Apply
In office • 5+ years exp • Hyderabad • Pune
Python
Go
JavaScript
Java
TypeScript
C#
Java
Spring Boot
C#
.NET
AI/ML
Model Context Protocol
AI Agents
Frontend
Angular
DevOps
CI/CD
Docker
Kubernetes
Management
Kanban
Apply
In office • 3+ years exp • Hyderabad • Pune
Java
SQL
AI/ML
Copilot
DevOps
CI/CD
Docker
Kubernetes
Management
Agile
Apply
See all jobs
This is one of many
1,913,944 more open roles from verified company boards, updated every day.