2,079,348open jobs
123,182companies
250,372added this week
Browse all
Salary
$164k – $204k per year
Location
In office (Bellevue)
Seniority
Staff · 10+ years exp
Visa
Filed H-1B visas in the last two years
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 31, 2026. First seen by Alion on Oct 20, 2026. Cytek Biosciences scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Take Advantage of Cytek Biosciences full spectrum flow cytometry systems, offering many advantages over conventional flow cytometers.

The Staff FPGA Engineer will lead the architecture, development, integration, and support of FPGA-based platforms used throughout Cytek's flow cytometry and imaging instrumentation portfolio.

This role is responsible for defining and implementing FPGA architectures supporting real-time signal processing, image processing, detector acquisition, instrument control, communications, diagnostics, and automated quality control. The Staff FPGA Engineer will work closely with electrical, software, systems, optics, fluidics, and scientific teams to develop high-performance instrument platforms from concept through commercialization and sustaining support. The ideal candidate combines deep FPGA expertise with strong system-level thinking and a demonstrated ability to independently drive complex technical developments across multiple engineering disciplines.

ESSENTIAL DUTIES AND RESPONSIBILITIES:

FPGA Architecture & Development

  • Lead the architecture, design, implementation, and verification of FPGA-based subsystems using Verilog/SystemVerilog.
  • Develop FPGA pipelines supporting real-time signal processing, image processing, detector acquisition, instrument control, and high-throughput data movement.
  • Design interfaces to ADCs, DACs, memory devices, embedded processors, PCIe, Ethernet, SFP+, and related hardware.
  • Optimize FPGA designs for throughput, latency, resource utilization, timing closure, and overall system performance.
  • Establish reusable FPGA frameworks, IP, and verification methodologies to support current and future product platforms.

System Integration & Product Development

  • Lead FPGA bring-up, debugging, subsystem integration, and system-level testing activities.
  • Translate system requirements into FPGA architectures, interface definitions, and implementation plans.
  • Support product development from feasibility and prototyping through verification, manufacturing transfer, and sustaining engineering.
  • Troubleshoot complex issues involving detector performance, signal integrity, synchronization, data throughput, and instrument reliability.
  • Collaborate with hardware, software, systems, optics, fluidics, and manufacturing teams to deliver integrated instrument solutions.

Technical Contributions

  • Drive FPGA architecture decisions across multiple product and technology development efforts.
  • Lead design reviews, technical investigations, and root-cause analysis activities.
  • Mentor engineers in FPGA design, verification, debugging, and development best practices.
  • Evaluate new devices, tools, and interface technologies to support future platform development.
  • Serve as a technical resource for complex FPGA and digital-system challenges.

Product Quality & Lifecycle Support

  • Develop verification plans, test strategies, and acceptance criteria for FPGA subsystems.
  • Support design reviews, risk management, engineering documentation, and change control activities.
  • Partner with Quality, Manufacturing, Operations, and Service teams to improve product reliability, manufacturability, and serviceability.
  • Support field investigations and continuous product improvement efforts.

REQUIREMENTS & QUALIFICATIONS:

The requirements listed below are representative of the knowledge, skill, and/or ability required.

Required Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related discipline. Master's degree preferred.
  • 10+ years of FPGA development experience for scientific instrumentation, medical devices, communications systems, industrial systems, or other complex embedded platforms.
  • Expert-level experience with Verilog/SystemVerilog design and implementation.
  • Strong understanding of digital design principles including timing analysis, state machine design, pipelining, clock-domain crossing, synchronization, and verification.
  • Experience implementing digital signal processing algorithms on FPGA platforms.
  • Experience with FPGA simulation, timing closure, hardware debug, and board bring-up.
  • Experience implementing high-speed interfaces including PCIe, Ethernet, memory interfaces, and high-speed converter interfaces.
  • Demonstrated ability to lead technically complex projects and influence cross-functional engineering teams.

Preferred Qualifications

  • Master's or Ph.D. in Electrical Engineering, Computer Engineering, Signal Processing, or related discipline.
  • Experience with flow cytometry, imaging systems, optical instrumentation, or other analytical instrumentation.
  • Experience with detector interfaces, data acquisition systems, and real-time measurement platforms.
  • Experience with embedded processors and FPGA-based system architectures.

PHYSICAL DEMANDS AND WORK ENVIRONMENT:

The physical demands described here are representative of those that an employee must meet to perform the essential functions of this job successfully. Reasonable accommodations may be made to enable individuals with disabilities to perform essential functions.

  • Ability to travel up to 10%.
  • Ability to work in laboratory, manufacturing, and office environments.
  • Ability to work at a computer and engineering workstation for extended periods.

Cytek is an equal-opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, age, religion, sex, gender identity, sexual orientation, national origin, genetic information, disability status, veteran status, or any other characteristic protected by law.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,079,348 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bellevue
$191k – $254k per year · Equity · In office · Nationals only · Bachelor's Degree · Costa Mesa
MATLAB
MATLAB
Simulink
AI/ML
Computer Vision
DevOps
RTOS
Robotics
Sensor Fusion
Apply
≈ $109k – $201k per year (Estimated) · In office · Contractor · Dallas
C
C++
C
Embedded C
AI/ML
Machine Learning
DevOps
Git
Linux
Apply
≈ $109k – $200k per year (Estimated) · Hybrid · Full-Time · 8+ years exp · Bachelor's Degree · Knoxville
Design
AutoCAD
Energy
PSS/E
PSCAD
ETAP
PowerFactory
Grid-Forming Inverters
Apply
≈ $162k – $299k per year (Estimated) · In office · Full-Time · 7+ years exp · Austin
Verilog
Apply
$96k – $182k per year · In office · Secret · Full-Time · 5+ years exp · Bachelor's Degree · El Segundo
MATLAB
MATLAB
Simulink
Chips/EDA
LTspice
SpaceTech
ANSYS
Apply
Lead RTL Engineer 7 days ago
≈ $28k – $65k per year (Estimated) · In office · 8+ years exp · Bengaluru
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Xilinx Vivado
Formal Verification
Apply
≈ $40k – $77k per year (Estimated) · In office · 14+ years exp · Bengaluru
SystemVerilog
VHDL
DevOps
Linux
Chips/EDA
UVM
Xilinx Vivado
Cadence Sigrity
PetaLinux
HyperLynx
SpaceTech
ECSS
Apply
≈ $27k – $60k per year (Estimated) · In office · 10+ years exp · Bengaluru
Verilog
C++
VHDL
C++
LLVM
AI/ML
CUDA
Frontend
Sass
DevOps
RTOS
eBPF
Linux
Chips/EDA
Formal Verification
IoT
FreeRTOS
Apply
Lead RTL Engineer 7 days ago
≈ $31k – $70k per year (Estimated) · In office · 7+ years exp · Bengaluru
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Apply
≈ $61k – $144k per year (Estimated) · In office · Contractor · Fort Worth
Life Sciences
PCR
Flow Cytometry
ELISA
GMP
Apply
$74k – $108k per year · In office · Full-Time · Bachelor's Degree
Life Sciences
Flow Cytometry
Apply
$74k – $106k per year · In office · Full-Time · Bachelor's Degree
Life Sciences
Flow Cytometry
Apply
$143k – $179k per year · In office · Full-Time · 4+ years exp · Bachelor's Degree · Fremont
Life Sciences
Flow Cytometry
Apply
$97k – $121k per year · In office · Full-Time · 3+ years exp · Bachelor's Degree · Fremont
Chips/EDA
Statistical Process Control
MedTech
ISO 13485
CAPA
Apply
$68k – $98k per year · In office · Full-Time · Bachelor's Degree
Life Sciences
Flow Cytometry
Apply
≈ $120k – $271k per year (Estimated) · In office · Nationals only · Full-Time · Bachelor's Degree · Bellevue
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
Linux
Chips/EDA
UVM
Management
Confluence
Jira
Apply
≈ $112k – $253k per year (Estimated) · In office · Nationals only · Full-Time · Bachelor's Degree · Bellevue
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
Linux
Management
Confluence
Jira
Apply
≈ $64k – $131k per year (Estimated) · Equity · Hybrid · 3+ years exp · Bachelor's Degree · Bellevue
Apply
$154k – $230k per year · In office · Full-Time · 10+ years exp · Bachelor's Degree · Bellevue
Apply
$144k – $194k per year · Equity · In office · Full-Time · 3+ years exp · Bachelor's Degree · Bellevue
Java
C#
C++
Perl
Databases
OpenSearch
DevOps
AWS
Apply
See all jobs
This is one of many
2,079,348 more open roles from verified company boards, updated every day.