1,353,636open jobs
78,958companies
207,999added this week
Browse all
Salary
≈ $82k – $179k per year (Estimated)
Location
In office (Toronto, Vancouver)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 8, 2026. First seen by Alion on Aug 29, 2026.

Overview
Company
Impact
Profile match
Connected Intelligence at a fraction of total cost of ownership. Without the downsides of advanced packaging, you achieve higher number of cores, compute performance, test coverage, and yield.

Join Eliyan, an early-stage startup focused on creating cutting-edge technologies for chiplet-based systems. As a Digital Design Engineer, you will develop micro-architecture specifications and RTL design descriptions for high-performance PHYs and Controllers. You will collaborate with a cross-functional team of experts, optimize designs for power, area, and performance, and ensure compliance with Ethernet standards. A strong background in high-speed digital design and experience in a startup environment is required.

Missions

  • Develop micro-architecture specifications and RTL design descriptions for PHYs and Controllers.
  • Design, develop and/or integrate Ethernet PCS/PMA IPs for various data rates (100/200/400/800G).
  • Collaborate with verification engineers for IP verification and work closely with the physical design team for physical implementation.

Profil recherché

- Experience integrating 3rd party mixed signal IPs

- Bachelors or Masters or Ph.D in Electrical Engineering and related fields, or equivalent

- Strong bias for innovations across all aspects of digital design including automation of mundane activities and methods for quality improvement

- Knowledge of DRAM Controllers/PHYs and HBM Memory a plus

- Proficiency in taking RTL through synthesis and produce a PPA optimized frontend netlist

- Strong expertise in RTL and Assertion coding with SystemVerilog

- 5+ years of experience in high-speed digital design (preferably in retimer, gearbox, Ethernet PMA/PCS logic)

- Proven track record of being part of a start-up like environment

- Knowledge of Ethernet 802.3 standards’ clauses related to 100G/200G/400G/800G, Auto-Negotiation and Link Training

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,353,636 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Toronto
C++ Developer 1 day ago
≈ $92k – $169k per year (Estimated) • In office • 10+ years exp • Toronto
Python
Java
SQL
C++
DevOps
Terraform
CI/CD
AWS
Docker
Kubernetes
Apply
$102k – $133k per year • In office • Full-Time • 3+ years exp • Toronto • Shenzhen
C++
AI/ML
Embodied AI
Chips/EDA
KiCad
Apply
$60k – $95k per year • Equity • Hybrid • 5+ years exp • Toronto
Management
Agile
Apply
≈ $95k – $176k per year (Estimated) • In office • Full-Time • 8+ years exp • Toronto • Vancouver
Python
SystemVerilog
Perl
TCL Scripting
DevOps
HPC
Chips/EDA
Synopsys Fusion Compiler
Cadence Genus
Apply
≈ $78k – $170k per year (Estimated) • In office • Full-Time • Toronto
C++
AI/ML
Time Series Forecasting
DevOps
Linux
Robotics
ROS
GStreamer
Apply
≈ $165k – $299k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Sunnyvale
Python
Verilog
C++
SystemVerilog
Chips/EDA
Xilinx Vivado
Synopsys HAPS
Apply
Hybrid • 3+ years exp • Bachelor's Degree • Gilbert
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
Git
Chips/EDA
Formal Verification
Apply
$100k – $150k per year • Remote (United States) • Full-Time
Python
C++
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Apply
$154k – $286k per year • Equity • In office • Full-Time • 7+ years exp • PhD • Cary
Python
SystemVerilog
Perl
MATLAB
Apply
$153k – $284k per year • In office • Secret • 13+ years exp • Bachelor's Degree • Yorba Linda
SystemVerilog
MATLAB
MATLAB
Simulink
DevOps
Linux
Chips/EDA
Ansys HFSS
Siemens ModelSim
UVM
Cadence Palladium
Management
Microsoft Office
Apply
≈ $95k – $176k per year (Estimated) • In office • Full-Time • 8+ years exp • Toronto • Vancouver
Python
SystemVerilog
Perl
TCL Scripting
DevOps
HPC
Chips/EDA
Synopsys Fusion Compiler
Cadence Genus
Apply
$40k per year • In office • Full-Time • 1+ year exp • Toronto
Management
OneDrive
Apply
≈ $62k – $107k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Toronto
Apply
$57k – $76k per year • Hybrid • Contractor • 5+ years exp • Master's Degree • Toronto
Analytics
SAP BusinessObjects
Microsoft Excel
Management
Microsoft Office
Apply
$96k – $128k per year • Hybrid • Full-Time • Toronto
Python
AI/ML
Red Teaming
Apply
$109k – $203k per year • Equity • Hybrid • Full-Time • 5+ years exp • Frisco • New York • Toronto • Ann Arbor
Python
AI/ML
Prompt Engineering
LLM
Management
Agile
Scrum
Apply
See all jobs
This is one of many
1,353,636 more open roles from verified company boards, updated every day.