2,055,410open jobs
121,596companies
242,326added this week
Browse all
Salary
$220k – $280k per year
Location
In office (San Jose)
Seniority
Architect · 12+ years exp
Visa
H-1B filings in 12 months: 1

Confirmed on the employer's own hiring board on Oct 29, 2026. First seen by Alion on Aug 17, 2026. Ethernovia scores D on the Alion truth index.

Overview
Company
Impact
Profile match
Embrace the future of Physical AI infrastructure with new Ethernet-based deterministic networks. Explore our cutting-edge technology today.

About Ethernovia, Inc.

Ethernovia is developing the future of Ethernet-based networks to realize the full potential of software-defined and autonomous vehicles, robotics and other intelligent machines. Founded in 2018, the company’s breakthrough data transport and acceleration technology is ushering in a new era of connectivity and capabilities in the vehicle and at the edge, including highly reliable autonomy, over-the-air servicing and AI-backed applications. 

Ethernovia's co-founders are serial technology entrepreneurs with multiple prior successful ventures together. We are well-funded and backed by some of the worlds’ leading technology investors, having secured $154M ($90+M Series-B and $64M Series-A) in total funding to date:

Ethernovia has been recognized in EE Times' prestigious list of the Top 100 Startups for 2025.

With talented employees on 4 continents, we have filed 50+ patents to date.

Join Ethernovia’s team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles, robots and intelligent machines. Come share in our success with pre-IPO shares, competitive compensation, and great benefits while growing your knowledge and career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive cutting edge designs from concept to silicon to the future of mobility.

Head of Test Development Engineering

Summary:

The Head of Product Development Engineering will be responsible for taking Ethernovia’s products from NPI to HVM. 

This position requires a leader who is hands-on with semiconductor test development. You will bridge the gap between world-class networking chip designs and high-volume, automotive-grade silicon testing. The position is based in San Jose, CA.

Key Responsibilities:

  • End to end, test architecture, infrastructure, hardware and methodology ownership from pre-silicon to post-silicon, working with Arch, Design, Desing verification, DFT, Security, SW/FW, System, Product and Q&R.
  • Own early engagement with Arch/DFT, System/SW and Security, on ATE and SLT test architecture and DFM / DFD to ensure debug ability and testability to spec.
  • Deliver manufacturing test programs from NPI bring-up to high volume manufacturing for high-speed Ethernet switch and PHY products ensuring signal integrity and power/performance standards are maintained at scale.
  • Own design of test boards ensuring SI/PI and test implementation across wafer test, final test and system level test, ensuring robustness and meeting test time.
  • Manage test labs, OSAT (test house), engagement with vendors for tester, prober, probe card, load board, system board, socket, handler, change kit and TCU.

Required Experience & Skills:

Professional Background

  • Bachelor's or Master's degree in Electrical Engineering or a related technical field
  • 12+ years of experience in fabless semiconductor operations, specifically for complex, high-performance SOCs or networking ICs.
  • Expert in ATE 93K platform and Smartest, test method libraries and design of test hardware with robust SI/PI for wafer and final test.
  • Expertise with iJTAG, Scan (SSN), MBIST, Sensor, SerDes, LSIO/HSIO testing, security fusing and test automation for multi-site (x8, x16) parallel testing.
  • Expert in SLT testing using bare-metal, functional DVFS and benchmark testing and expert in multi-site handler automation framework and test log standards.
  • Experience with Analog characterizing high-speed communication chips on ATE and System to ensure all IO parameters are characterized and tested.
  • Experience defining DFT/DFM/DFD requirements for Ethernet PHY and Switch products and experience with scan and memory dump for debug.
  • Experience navigating the Automotive electronics ecosystem, including IATF 16949, ISO 26262, Safe launch and PPAP (Production Part Approval Process).

Technical Leadership & Skills:

  • Understanding of high-bandwidth data-path products (Ethernet, Switching, or high-speed SerDes).
  • Expert level experience with ATE and SLT test hardware, test program development, high speed IO analog characterization and test automation.
  • Understanding of product life cycle from concept to end of life and leading pre-silicon review and readiness to enable seamless post-silicon bring-up 

Nice to Have (The "Competitive Advantage"):

  • Experience with simulation, pattern generation, and pattern conversion.
  • Experience delivering high speed SerDes products to Tier-1 automotive OEMs.
  • Experience negotiating with and managing hardware vendors and OSATs.

What You Can Expect From Ethernovia:

  • Technology depth and breadth expansion that can’t be found in a large company
  • Opportunity to grow your career as the company grows
  • Pre IPO stock options
  • Cutting edge technology
  • World class team
  • Competitive base salary
  • Flexible hours
  • Medical, dental and vision insurance for employees

Salary Range:

  • The actual offered base salary for U.S. locations will vary depending on factors such as work location, individual qualifications, specializations, years of experience, skills, job-related knowledge, and internal equity. The annual salary range for this position is $220,000 - $280,000. The compensation package will also include incentive compensation in the form of pre-IPO ISO options, in addition to base salary and a full range of medical and other benefits.

* Principals Only (No Agencies)

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,055,410 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Leadership
Similar stack
Same company
San Jose
Engineering Manager 1 hour ago
≈ $129k – $265k per year (Estimated) · In office · Full-Time · 3+ years exp · Bachelor's Degree · Reynoldsville
Apply
≈ $156k – $293k per year (Estimated) · In office · Nationals only · 10+ years exp · Bachelor's Degree · Oak Ridge
Defense
CMMC
Apply
≈ $117k – $240k per year (Estimated) · Hybrid · Full-Time · 7+ years exp · Bachelor's Degree · Charlotte
Management
ITIL
Apply
$110k – $140k per year · In office · Full-Time · United States
Apply
≈ $144k – $294k per year (Estimated) · In office · Full-Time · 10+ years exp · Bachelor's Degree · Canton
AI/ML
Computer Use
Apply
≈ $36k – $80k per year (Estimated) · In office · 5+ years exp · Bachelor's Degree · Shanghai
C++
Chips/EDA
Advantest / Teradyne ATE
Apply
In office · Internship · Seoul
Python
AI/ML
Physical AI
DevOps
gRPC
Docker
Linux
Robotics
ROS
ROS2
Apply
In office · Full-Time · 4+ years exp · Bachelor's Degree · Mumbai
Python
Python
Flask
Django
AI/ML
Physical AI
DevOps
Rest API
CI/CD
Apply
≈ $27k – $62k per year (Estimated) · In office · 5+ years exp · Bachelor's Degree · Lapu-Lapu
Chips/EDA
Altium Designer
KiCad
Cadence Allegro
Advantest / Teradyne ATE
Apply
≈ $15k – $36k per year (Estimated) · In office · Bachelor's Degree · Lapu-Lapu
Chips/EDA
Advantest / Teradyne ATE
Apply
≈ $106k – $204k per year (Estimated) · Equity · In office · 10+ years exp · San Jose
AI/ML
Physical AI
Analytics
Microsoft Excel
Apply
≈ $78k – $136k per year (Estimated) · Equity · Remote (Canada) · 10+ years exp · Bachelor's Degree · Toronto
Python
Verilog
C++
SystemVerilog
SystemC
AI/ML
Physical AI
DevOps
TCP/IP
Chips/EDA
UVM
MedTech
Verification & Validation
Apply
≈ $80k – $140k per year (Estimated) · Equity · Hybrid · 10+ years exp · Bachelor's Degree · Toronto
Verilog
C++
SystemVerilog
Perl
AI/ML
Physical AI
DevOps
TCP/IP
Apply
$200k – $300k per year · Equity · In office · 10+ years exp · Bachelor's Degree · San Jose
Verilog
C++
SystemVerilog
Perl
AI/ML
Physical AI
DevOps
TCP/IP
Apply
≈ $19k – $49k per year (Estimated) · Equity · Remote (India) · 5+ years exp · Bachelor's Degree · Pune
Python
C++
AI/ML
Physical AI
DevOps
RTOS
Git
Linux
TCP/IP
Apply
≈ $184k – $340k per year (Estimated) · In office · Full-Time · 15+ years exp · Bachelor's Degree · San Jose
Chips/EDA
Cadence Allegro
OrCAD
Design
SolidWorks
SpaceTech
FMEA
MedTech
Verification & Validation
Apply
$242k – $339k per year · In office · Full-Time · 10+ years exp · Bachelor's Degree · Washington · San Jose
Python
AI/ML
LangChain
LlamaIndex
JAX
Prompt Engineering
Function Calling
Chain-of-Thought
AI Agents
TensorFlow
PyTorch
LLM
Hallucination
Structured Outputs
Multi-Agent Systems
Machine Learning
Apply
≈ $169k – $305k per year (Estimated) · Hybrid · 12+ years exp · San Jose
AI/ML
TensorFlow
CNN
Machine Learning
Management
Agile
Apply
$58k – $110k per year · In office · Full-Time · 2+ years exp · Sacramento · Washington · Nashville · Costa Mesa · San Jose
Apply
Lab Pack Chemist I 3 hours ago
$66k per year · In office · Full-Time · Associate's Degree · San Jose
Apply
See all jobs
This is one of many
2,055,410 more open roles from verified company boards, updated every day.