1,826,675open jobs
106,511companies
259,417added this week
Browse all
Salary
≈ $114k – $215k per year (Estimated)
Location
In office (Sunnyvale)
Seniority
Senior · 5+ years exp

Confirmed on the employer's own hiring board on Oct 20, 2026. First seen by Alion on Oct 5, 2026.

Overview
Company
Impact
Profile match

JRC

JRC is a United States defense technology company that tackles engineering challenges for the Department of Defense and other government agencies. Its work covers microelectronics solutions, aerospace systems engineering and research and development supporting strategic deterrence missions, and it hires systems safety, test and evaluation, cyber testing and standard cell design engineers. The company is headquartered in Washington, DC, United States.

Who We Are  (video)

At JRC, we tackle some of the toughest challenges faced by the Department of Defense (DoD) and other government agencies. Our expertise in engineering innovation and semiconductor technologies allows us to deliver mission-critical microelectronics solutions, aerospace systems engineering, and cutting-edge research and development. By joining JRC, you’ll be part of a team that supports strategic deterrence and defense missions, playing a crucial role in ensuring the safety and security of the United States and its allies.

Join JRC's Semiconductor Technology Team!

Join JRC’s cutting-edge Semiconductor Technology team as a Senior Standard Cell Design Engineer and lead the development of next-generation radiation-hardened microelectronics. In this high-impact role, you’ll drive the technical execution of our LEAP Standard Cell Library, shape proprietary simulation tools for radiation-induced reliability prediction, and collaborate closely with foundry partners on advanced-node designs.

You’ll architect and validate new standard cells across multiple technologies, optimize PPA under extreme conditions, support MPW test-chip runs, and advance key automation and modeling capabilities. This role is ideal for an engineer who thrives at the intersection of device physics, circuit design, and reliability modeling.

We’re looking for someone with deep semiconductor design expertise, hands-on experience in standard cell and library development, strong simulation and characterization skills, and eligibility for a U.S. security clearance. Experience with advanced nodes, RHBD techniques, memory design, and characterization tools is a strong plus.

If you’re excited about building resilient microelectronics that power mission-critical systems, we’d love to meet you.

What You'll Do

  • Execute the design and development of Radiation Hardened LEAP Standard Cell Libraries across multiple advanced foundry technology nodes.
  • Generate and validate new standard cells and IP, including combinatorial logic, sequential logic, and power management cells.
  • Leverage in-house software and industry-standard SPICE tools to calculate radiation-induced error rates to ensure circuit resilience.
  • Execute advanced library characterizations to optimize Power, Performance, and Area (PPA) in harsh environments.
  • Collaborate directly with external foundry partners on Multi-Product Wafer (MPW) runs and provide technical design support to customers.
  • Contribute to the development of proprietary simulation software and automation scripts to improve reliability prediction.

What You Bring

  • Master’s degree with 2+ years of direct industry experience, OR a Bachelor’s degree with 4+ years of experience.
  • Must be eligible to obtain a U.S. security clearance due to the nature of defense-related projects.
  • Deep knowledge of semiconductor design methodologies and principles.
  • Hands-on experience with standard cell design, circuit design, and layout, and associated design tools (e.g. Virtuoso, Spectre, HSPICE)
  • Demonstrated experience being involved in test-chip designs and MPW execution.
  • Proficiency in design flows including DRC/LVS, timing analysis, and power integrity.
  • Extensive experience with simulation tools, specifically for library characterization.

⭐Bonus Points

  • Master’s degree with 5+ years of experience, or Bachelor’s with 7+ years in industry.
  • Hands-on design experience with GAA nodes (e.g., Intel 18A), including device architecture and design-rule familiarity.
  • Proven background in SRAM/NVM bitcell design and/or memory compiler development.
  • Practical experience with Liberate, PrimeLib, and SiSmart for characterization and modeling.
  • Expertise in RHBD for SEE/SEU mitigation, plus proficiency in C++ and scripting (Python/TCL) across advanced nodes (FinFET, GAA, SOI).

At JRC we offer...

  • A competitive compensation package
  • An exceptional employee benefits program, providing support for our team members' well-being and success
  • The chance to contribute to a high-profile Department of Defense programs and make a positive impact
  • A collaborative work environment where teamwork, creativity, and innovation thrive
  • Opportunities for professional growth and development, helping you advance your career
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,826,675 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Sunnyvale
≈ $88k – $167k per year (Estimated) • In office • Full-Time • 7+ years exp • Fargo
Apply
$174k – $262k per year • Equity • In office • 10+ years exp • Bachelor's Degree • San Diego
Python
C++
Perl
DevOps
Linux
Unix
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Formal Verification
QA
Rest-Assured
Apply
Project Engineer 1 hour ago
$105k – $120k per year • In office • 5+ years exp • Bachelor's Degree • Costa Mesa
Analytics
Dimensional Modeling
Design
SolidWorks
Apply
Process Engineer 1 hour ago
$105k – $120k per year • In office • 5+ years exp • Bachelor's Degree • Costa Mesa
Design
SolidWorks
Apply
$119k – $152k per year • Equity • In office • Full-Time • 8+ years exp • Bachelor's Degree • United States
Apply
≈ $70k – $146k per year (Estimated) • In office • 20+ years exp • Guanajuato
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Siemens Calibre
Synopsys PrimeSim
Apply
≈ $70k – $146k per year (Estimated) • In office • 18+ years exp • Mexico
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Siemens Calibre
Synopsys PrimeSim
Apply
≈ $44k – $103k per year (Estimated) • In office • Full-Time • 3+ years exp • Le Plessis-Robinson
MATLAB
MATLAB
Simulink
Chips/EDA
Altium Designer
Synopsys HSPICE
LTspice
Cadence Allegro
OrCAD
Apply
≈ $38k – $89k per year (Estimated) • In office • Full-Time • 3+ years exp • Kodaira
Chips/EDA
Synopsys HSPICE
Management
Agile
Apply
$136k – $213k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Austin
Python
Verilog
Chips/EDA
Synopsys HSPICE
Synopsys PrimeSim
Apply
≈ $109k – $215k per year (Estimated) • In office • TS/SCI • 15+ years exp • Bachelor's Degree • Washington • Columbia
Apply
≈ $90k – $169k per year (Estimated) • In office • TS/SCI • 7+ years exp • Bachelor's Degree • Washington • Columbia
Apply
≈ $90k – $169k per year (Estimated) • In office • Top Secret • 7+ years exp • Bachelor's Degree • Washington • Columbia
Apply
≈ $90k – $169k per year (Estimated) • In office • Top Secret • 5+ years exp • Bachelor's Degree • Washington • Columbia
Apply
Utilities Engineer 19 days ago
≈ $88k – $166k per year (Estimated) • In office • TS/SCI • 5+ years exp • Bachelor's Degree • Fort Belvoir
Apply
≈ $109k – $206k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Sunnyvale
Python
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Linux
Unix
Apply
$150k – $175k per year • Equity • In office • Full-Time • 3+ years exp • Sunnyvale
AI/ML
Physical AI
DevOps
Git
Linux
Apply
≈ $187k – $383k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Sunnyvale
C++
AI/ML
Vertex AI
Gemma
Fine-tuning
Quantization
TPU
Edge AI
Machine Learning
DevOps
GCP
Apply
≈ $177k – $322k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Sunnyvale
Java
DevOps
GCP
Management
Gmail
Google Drive
Apply
≈ $69k – $138k per year (Estimated) • In office • 6+ years exp • Sunnyvale
Apply
See all jobs
This is one of many
1,826,675 more open roles from verified company boards, updated every day.