1,886,282open jobs
110,701companies
256,296added this week
Browse all
Salary
≈ $70k – $144k per year (Estimated)
Location
In office (Mexico)
Seniority
Architect · 18+ years exp

Confirmed on the employer's own hiring board on Oct 21, 2026. First seen by Alion on Oct 18, 2026.

Overview
Company
Impact
Profile match
HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.

Job Summary

  • 18-21 years of relevant industry experience in Analog/Mixed-Signal Circuit Design.
  • Define architecture and specifications for complex analog and mixed-signal subsystems.
  • Lead technology evaluations, design trade-off studies, and feasibility analysis.
  • Develop reusable IP strategies and design methodologies.
  • Drive product roadmap alignment with customer and business requirements.
  • Provide technical leadership across multiple projects and engineering teams

Key Responsibilities

Key Responsibilities :

  • Debug simulation and convergence issues.
  • Identify root causes of functional and performance failures.
  • Perform design iterations to meet specification targets.
  • Support sign-off activities including reliability and electrical checks where applicable.

Skill Requirements

Process Nodes Experience:

Hands-on experience in one or more of the following technologies is preferred:

180nm,130nm,90nm, 40nm

Scripting :

Basic programming or scripting skills in one of SKILL / SHELL / PERL / TCL highly preferred

Other Requirements

EDA Tools:

Cadence Virtuoso

Spectre

HSPICE / PrimeSim

ADE XL / Explorer / Assembler

Calibre (desired)

Education :

B.Tech / M.Tech in Electrical or Electronics Engineering.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,886,282 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Mexico
≈ $54k – $125k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Tijuana
Python
Verilog
C
C++
VHDL
Perl
C
GCC
C++
LLVM
DevOps
RTOS
Jenkins
Linux
QA
Rest-Assured
Apply
Senior Layout Engineer 10 hours ago
≈ $52k – $119k per year (Estimated) • Remote (Mexico) • Full-Time • 5+ years exp • Bachelor's Degree • Mexico
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Apply
≈ $27k – $67k per year (Estimated) • Remote (Mexico) • Full-Time • 2+ years exp • Aguascalientes
C++
Apply
≈ $61k – $121k per year (Estimated) • In office • Ratingen
Visual Basic
Apply
≈ $207k – $378k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Sunnyvale
Python
SystemVerilog
Perl
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys SpyGlass
Apply
Senior Layout Engineer 10 hours ago
≈ $52k – $119k per year (Estimated) • Remote (Mexico) • Full-Time • 5+ years exp • Bachelor's Degree • Mexico
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Apply
≈ $129k – $261k per year (Estimated) • In office • Full-Time • 15+ years exp • Master's Degree • San Jose
Web3
Bitcoin
Chips/EDA
Synopsys HSPICE
Apply
$120k – $190k per year • Remote (United States) • Full-Time • 2+ years exp • Bachelor's Degree
Python
Chips/EDA
Cadence Virtuoso
KLayout
Apply
$120k – $190k per year • Hybrid • Full-Time • 2+ years exp • Bachelor's Degree • New York
Python
Chips/EDA
Cadence Virtuoso
KLayout
Apply
≈ $161k – $312k per year (Estimated) • In office • 3+ years exp • PhD • Irvine
SystemVerilog
MATLAB
Chips/EDA
Cadence Virtuoso
Apply
≈ $70k – $144k per year (Estimated) • In office • 20+ years exp • Guanajuato
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Siemens Calibre
Synopsys PrimeSim
Apply
≈ $68k – $140k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Mexico
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Formal Verification
Synopsys ZeBu
Cadence Palladium
Apply
Sr Consultant 1 day ago
≈ $112k – $205k per year (Estimated) • In office • Miami
Verilog
C++
Chips/EDA
Synopsys VCS
UVM
Apply
≈ $15k – $39k per year (Estimated) • In office • Chennai
DevOps
Linux
Apply
≈ $32k – $74k per year (Estimated) • In office • China
Python
DevOps
Git
QA
Pytest
Robot Framework
Apply
In office • Full-Time • Mexico
Management
Agile
Apply
Operador KASE 1 day ago
In office • Full-Time • 1+ year exp • High School Diploma • Mexico
Management
Agile
Apply
≈ $40k – $103k per year (Estimated) • Remote (Mexico) • Full-Time • 10+ years exp • Mexico
Management
Power Automate
Apply
Remote (Mexico) • Full-Time • Bachelor's Degree • Mexico City
Apply
Remote (Mexico) • Full-Time • Bachelor's Degree • Mexico City
Apply
See all jobs
This is one of many
1,886,282 more open roles from verified company boards, updated every day.