1,970,946open jobs
116,296companies
249,502added this week
Browse all
Salary
≈ $52k – $119k per year (Estimated)
Location
Remote (Mexico)
Seniority
Senior · 5+ years exp
Employment
Full-Time

First seen by Alion on Oct 20, 2026. Ciena Corporation scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Ciena Corporation is an American networking systems company that makes optical transport platforms, coherent optical modules, routing and switching equipment and network automation software. Its customers include telecom operators, cloud and data center providers, governments and large enterprises, and it runs a major research and development centre in Ottawa, Canada. Listed on the New York Stock Exchange, the company is headquartered in Hanover, Maryland, United States.

As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We’re a technology company that leads with our humanity-driving our business priorities alongside meaningful social, community, and societal impact.

Ciena's Wavelogic products advance high-speed optical fiber transmission through integrated analog technologies. This Analog Layout Engineer role contributes to advanced high-speed analog circuits in deep-submicron CMOS and BiCMOS technologies, including DAC, ADC, SERDES, transimpedance amplifier, modulator driver, and precision control and monitoring circuits. The role delivers high-performance analog layouts that enable broadband fiber-optic modem solutions.

How you will make an impact:

  • Evaluate layout feasibility for circuit designs in collaboration with senior analog designers, considering design trade-offs and team input.
  • Create layouts for assigned analog blocks through floor planning, placement, and routing.
  • Perform DRC, ANT, LVS, PERC, EM, and IR verification checks to confirm layout quality.
  • Investigate layout tool and process features that can enhance productivity.
  • Provide regular status updates, participate in team meetings, and share knowledge with the group.

The must haves:

  • Education: Bachelor's degree in Electrical Engineering or a related field.
  • Experience: 5+ years of relevant industry experience.
  • Custom analog and mixed-signal layout design using deep-submicron CMOS devices, including FinFET transistors.
  • Collaboration within an existing team environment and application of a constructive approach to team activities.
  • Communication and interpersonal skills applied in collaboration with cross-functional teams.
  • Custom layout design of analog and mixed-signal designs, including ADC, DAC, PLL, and SERDES.
  • Utilization of industry-standard layout tools, including Cadence Virtuoso, Siemens Calibre, and Ansys Totem, and application of layout design flows for advanced technology nodes.

Nice to haves:

  • Scripting using PERL or SKILL.

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,970,946 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Mexico
≈ $40k – $93k per year (Estimated) • Remote (United Arab Emirates) • Full-Time • Dubai
Python
Java
DevOps
RTOS
Management
Agile
Apply
$150k – $240k per year • Remote (United States) • 7+ years exp • PhD • United States
Chips/EDA
Cadence Allegro
Apply
≈ $25k – $51k per year (Estimated) • Remote (Thailand) • 10+ years exp • Laem Chabang
Chips/EDA
Altium Designer
Cadence Allegro
Apply
≈ $25k – $51k per year (Estimated) • Remote (Malaysia) • 7+ years exp • George Town
Apply
≈ $18k – $42k per year (Estimated) • Remote (Malaysia) • 4+ years exp • George Town
Apply
Senior Design Lead 2 days ago
≈ $24k – $55k per year (Estimated) • In office • 7+ years exp • India
Python
Perl
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
Technical Architect 2 days ago
≈ $28k – $57k per year (Estimated) • In office • 10+ years exp • India
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Ansys Totem
Cadence AFS
Apply
$130k – $250k per year • In office • Full-Time • Cambridge
Python
SQL
MATLAB
Chips/EDA
Cadence Virtuoso
Ansys HFSS
Keysight ADS
JMP
Apply
≈ $118k – $228k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Folsom • Richardson
AI/ML
AI Agents
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Siemens Calibre
Apply
$160k – $300k per year • Hybrid • Full-Time • 3+ years exp • Master's Degree • Boston
Python
AI/ML
Machine Learning
Chips/EDA
Cadence Virtuoso
Apply
$35k – $71k per year • Equity • In office • Full-Time • Ottawa
Python
Chips/EDA
Cadence Allegro
Apply
$51k – $81k per year • Equity • In office • Full-Time • Master's Degree • Ottawa
Python
C++
SystemC
MATLAB
MATLAB
Simulink
DevOps
Git
Linux
Chips/EDA
Cadence Virtuoso
Cadence Xcelium
Cadence AMS Designer
Management
Confluence
Apply
≈ $68k – $123k per year (Estimated) • Equity • In office • Full-Time • Bachelor's Degree • Ottawa • Braunschweig
Apply
In office • Internship • Ottawa
Python
C++
DevOps
Git
TCP/IP
Apply
≈ $145k – $265k per year (Estimated) • Equity • In office • Full-Time • Master's Degree • New Providence
Python
Apply
≈ $39k – $89k per year (Estimated) • In office • Full-Time • Mexico
Mobile
Metal
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
≈ $25k – $59k per year (Estimated) • In office • 5+ years exp • Mexico
Apply
Gerente de Calidad 1 day ago
≈ $38k – $85k per year (Estimated) • In office • 5+ years exp • Mexico
SpaceTech
FMEA
Apply
Remote (Mexico) • Full-Time • 5+ years exp • Bachelor's Degree • Mexico
Cybersecurity
GDPR
Management
Confluence
Agile
Waterfall
Apply
≈ $17k – $36k per year (Estimated) • In office • 4+ years exp • Mexico
Apply
See all jobs
This is one of many
1,970,946 more open roles from verified company boards, updated every day.