1,964,238open jobs
116,022companies
248,164added this week
Browse all
Salary
≈ $28k – $57k per year (Estimated)
Location
In office (India)
Seniority
Architect · 10+ years exp

Confirmed on the employer's own hiring board on Oct 24, 2026. First seen by Alion on Oct 23, 2026.

Overview
Company
Impact
Profile match
HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.

Job Summary

  • 10-15 years of relevant industry experience in Analog/Mixed-Signal Circuit Design.
  • Relevant industry experience in LPDDR Memory Interface Design and Architecture.
  • Deep expertise in LPDDR5/LPDDR6 architecture, protocol, PHY, controller, training, calibration, and low-power operation.
  • Proven experience defining interface specifications and driving implementation from architecture through silicon validation.
  • Strong knowledge of JEDEC compliance, timing closure, signal and power integrity, package/board interactions, and performance optimization.
  • Ability to guide RTL, analog/mixed-signal, verification, physical design, firmware, and validation teams through complex issue resolution.
  • Expected to lead technical reviews, customer discussions, risk assessment, debug strategy, and mentoring of engineering teams.

Key Responsibilities

  • Debug simulation and convergence issues.
  • Identify root causes of functional and performance failures.
  • Perform design iterations to meet specification targets.
  • Support sign-off activities including reliability and electrical checks where applicable.

Skill Requirements

  • Cadence Virtuoso Schematic and Layout

    • Spectre/AFS/Hspice

  • ADE Assembler
  • Voltus/Totem
  • Layout extraction flow knowledge is good to have
  • Digital design tools knowledge is good to have

Other Requirements

Hands-on experience in one or more of the following technologies is preferred:

180nm,130nm,90nm, 40nm

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,964,238 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
India
Lead RTL Engineer 1 hour ago
≈ $28k – $64k per year (Estimated) • In office • 8+ years exp • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Xilinx Vivado
Formal Verification
Apply
≈ $18k – $44k per year (Estimated) • In office • 8+ years exp • Bengaluru
C++
Assembly
DevOps
RTOS
SpaceTech
DO-178C
ARINC
Apply
≈ $17k – $42k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Madurai
Python
C++
SpaceTech
DO-178C
MedTech
Verification & Validation
Apply
≈ $17k – $42k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Madurai
Python
C++
SpaceTech
DO-178C
MedTech
Verification & Validation
Apply
≈ $18k – $45k per year (Estimated) • In office • 5+ years exp • Bengaluru
C++
DevOps
RTOS
Linux
SpaceTech
DO-178C
Apply
Solution Architect 1 day ago
≈ $32k – $57k per year (Estimated) • In office • 18+ years exp • India
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Cadence AFS
Apply
$277k – $350k per year • Equity • In office • Full-Time • 12+ years exp • Bachelor's Degree • Austin • Cupertino
Python
Verilog
Perl
AI/ML
AWS Trainium
Machine Learning
DevOps
AWS
Chips/EDA
Cadence Virtuoso
Cadence Innovus
Synopsys PrimeTime
Synopsys HSPICE
Synopsys Fusion Compiler
Siemens Calibre
Cadence Voltus
Cadence Spectre
Synopsys StarRC
Cadence Quantus
Ansys RedHawk
Ansys Totem
Synopsys PrimeSim
Synopsys Custom Compiler
Apply
Senior Design Lead 1 day ago
≈ $24k – $55k per year (Estimated) • In office • 7+ years exp • India
Python
Perl
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
≈ $26k – $54k per year (Estimated) • In office • 7+ years exp • Bachelor's Degree • India
Python
Verilog
VHDL
Perl
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Apply
$130k – $250k per year • In office • Full-Time • Cambridge
Python
SQL
MATLAB
Chips/EDA
Cadence Virtuoso
Ansys HFSS
Keysight ADS
JMP
Apply
≈ $26k – $60k per year (Estimated) • In office • 5+ years exp • Bengaluru
Python
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Synopsys Verdi
Apply
Solution Director 1 day ago
≈ $40k – $76k per year (Estimated) • In office • 15+ years exp • India
DevOps
HPC
Chips/EDA
Ansys HFSS
Cadence Sigrity
Ansys SIwave
Cadence Clarity 3D Solver
Apply
Senior Design Lead 1 day ago
≈ $24k – $55k per year (Estimated) • In office • 7+ years exp • India
Python
Perl
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
≈ $26k – $54k per year (Estimated) • In office • 7+ years exp • Bachelor's Degree • India
Python
Verilog
VHDL
Perl
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Apply
≈ $27k – $56k per year (Estimated) • In office • India
Verilog
Chips/EDA
Synopsys HSPICE
Apply
Solution Director 1 day ago
≈ $40k – $76k per year (Estimated) • In office • 15+ years exp • India
DevOps
HPC
Chips/EDA
Ansys HFSS
Cadence Sigrity
Ansys SIwave
Cadence Clarity 3D Solver
Apply
Senior Design Lead 1 day ago
≈ $24k – $55k per year (Estimated) • In office • 7+ years exp • India
Python
Perl
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
≈ $26k – $54k per year (Estimated) • In office • 7+ years exp • Bachelor's Degree • India
Python
Verilog
VHDL
Perl
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Apply
Data Scientist 1 day ago
≈ $21k – $42k per year (Estimated) • Remote (India) • 6+ years exp • India
SQL
Apply
Product Manager 1 day ago
≈ $12k – $28k per year (Estimated) • Remote (India) • 2+ years exp • India
SQL
AI/ML
LLM
Analytics
ETL/ELT
Apply
See all jobs
This is one of many
1,964,238 more open roles from verified company boards, updated every day.