1,231,592open jobs
70,451companies
214,096added this week
Browse all
Location
In office
Seniority
Senior · 3+ years exp

Confirmed on the employer's own hiring board on Oct 5, 2026. First seen by Alion on Sep 30, 2026.

Overview
Company
Impact
Profile match
HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.

Job Summary

Job Description: Senior Designer - Analog Layout Design

Experience

2.5 - 4.5 years of relevant industry experience in Analog/Mixed-Signal Circuit Design.

Design and develop transistor-level analog and mixed-signal circuits such as:

Operational Amplifiers, Comparators

Bandgap References

LDO Regulators

Oscillators and PLL support circuits

Charge Pumps

ADC/DAC sub-blocks

Translate design specifications into circuit architecture and implementation.

Key Responsibilities :

Debug simulation and convergence issues.

Identify root causes of functional and performance failures.

Perform design iterations to meet specification targets.

Support sign-off activities including reliability and electrical checks where applicable.

Process Nodes Experience:

Hands-on experience in one or more of the following technologies is preferred:

180nm,130nm,90nm, 40nm

Scripting :

Basic programming or scripting skills in one of SKILL / SHELL / PERL / TCL highly preferred

EDA Tools:

Cadence Virtuoso

Spectre

HSPICE / PrimeSim

ADE XL / Explorer / Assembler

Calibre (desired)

Education :

B.Tech / M.Tech in Electrical or Electronics Engineering.

Key Responsibilities

Job Description: Senior Designer - Analog Layout Design

Experience

2.5 - 4.5 years of relevant industry experience in Analog/Mixed-Signal Circuit Design.

Design and develop transistor-level analog and mixed-signal circuits such as:

Operational Amplifiers, Comparators

Bandgap References

LDO Regulators

Oscillators and PLL support circuits

Charge Pumps

ADC/DAC sub-blocks

Translate design specifications into circuit architecture and implementation.

Key Responsibilities :

Debug simulation and convergence issues.

Identify root causes of functional and performance failures.

Perform design iterations to meet specification targets.

Support sign-off activities including reliability and electrical checks where applicable.

Process Nodes Experience:

Hands-on experience in one or more of the following technologies is preferred:

180nm,130nm,90nm, 40nm

Scripting :

Basic programming or scripting skills in one of SKILL / SHELL / PERL / TCL highly preferred

EDA Tools:

Cadence Virtuoso

Spectre

HSPICE / PrimeSim

ADE XL / Explorer / Assembler

Calibre (desired)

Education :

B.Tech / M.Tech in Electrical or Electronics Engineering.

Skill Requirements

Other Requirements

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,231,592 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
In your city
≈ $57k – $97k per year (Estimated) • Hybrid • 5+ years exp • Master's Degree • Łódź
Python
Apply
≈ $29k – $85k per year (Estimated) • Hybrid • Master's Degree • Budapest
Apply
≈ $29k – $85k per year (Estimated) • Hybrid • Master's Degree • Budapest
Apply
≈ $29k – $85k per year (Estimated) • Hybrid • Master's Degree • Budapest
Apply
In office • Master's Degree • Yokohama
Python
C++
MATLAB
Management
Agile
Apply
≈ $19k – $44k per year (Estimated) • In office • 4+ years exp • Bengaluru
Python
AI/ML
Function Calling
AI Agents
Tool Use
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Siemens Calibre
KLayout
Apply
≈ $21k – $39k per year (Estimated) • In office • Internship • Bachelor's Degree • Singapore
AI/ML
Copilot
ChatGPT
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
≈ $71k – $167k per year (Estimated) • In office • Full-Time • 5+ years exp • London
Verilog
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
Senior Designer 4 days ago
In office • 3+ years exp • Bachelor's Degree
Chips/EDA
Cadence Virtuoso
Apply
≈ $41k – $118k per year (Estimated) • In office • Internship • Singapore
Python
Verilog
AI/ML
Copilot
ChatGPT
Chips/EDA
Cadence Virtuoso
Apply
Sr Consultant 4 days ago
In office
Verilog
C++
Chips/EDA
Synopsys VCS
UVM
Apply
Design Lead 4 days ago
Hybrid
Verilog
Chips/EDA
Synopsys SpyGlass
Apply
In office
Verilog
SystemVerilog
VHDL
Chips/EDA
Synopsys Design Compiler
Siemens ModelSim
Apply
Senior Designer 4 days ago
In office • 3+ years exp
Python
Verilog
Perl
DevOps
Linux
Apply
In office • 8+ years exp • Bachelor's Degree
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Apply
See all jobs
This is one of many
1,231,592 more open roles from verified company boards, updated every day.