743,556open jobs
44,602companies
107,147added this week
Browse all
Salary
≈ $37k – $88k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Principal · 15+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Sep 24, 2026. First seen by Alion on Sep 22, 2026.

Overview
Company
Impact
Profile match
Hewlett Packard Enterprise is a global technology company specializing in edge-to-cloud solutions, enterprise IT infrastructure, and intelligent software services. Formed in 2015 following the division of Hewlett-Packard Company, the organization offers servers, storage, high-performance computing, and networking capabilities through flexible consumption models like its GreenLake platform. Headquartered in Spring, Texas, the enterprise operates internationally to help commercial and public-sector clients secure, manage, and modernize their digital infrastructure.
ASIC Principal EngineerThis role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.

Job Description:

What You'll Do:

  • Define and architect high-performance blocks for the latest, most advanced networking ASICs
  • Perform micro-architecture and logic design to deliver maximum throughput, while using minimum power
  • Collaborate with the verification team in the development of the testplan and assist in debugging test failures
  • Collaborate with the physical design team to develop timing constraints, analyze timing violations, and perform timing fixes

What You Need to Bring:

  • Strong Verilog RTL coding skills
  • Knowledge of Synopsys Design Compiler, Verplex LEC, and Spyglass is desirable
  • Experience designing ASICs for networking protocols (Ethernet, FCoE) is a plus
  • Knowledge of high-performance memory subsystems
  • Knowledge of multi-domain clock synchronization and high-speed serial interfaces
  • Strong problem solving and ASIC debugging skills
  • Excellent written and verbal communications skills
  • Strong leadership skill is a plus
  • MSEE or BSEE is required with 15 plus years of experience

Accessibility

HPE is committed to creating an inclusive and accessible workplace and encourages applications from all qualified individuals, including those with disabilities. If you believe you require accommodation during any stage of the application or interview process, please submit your request by completing our secure form linked here.

Note: This option is reserved for applicants needing assistance/reasonable accommodation related to a disability.

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

#india#networking

Job:

Engineering

Job Level:

TCP_05

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBTemployer. We do not discriminate on the basis of race, gender, or any other protected category,and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

Recruitment Fraud Alert

We have become aware of an increase in fraudulent recruitment activities in which individuals impersonate our company or authorized recruitment agencies to offer fake employment opportunities. These scams may occur through false websites, emails, social media, or chat-based applications and often aim to obtain personal information or money. Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge a candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. We also never request personal information such as back account details, Social Security numbers, or national IDs via social media or chat applications.

All legitimate job opportunities will come through official company channels, and candidates are responsible for verifying the credentials of any third party claiming to represent the company. Any reliance on fraudulent communication is at the individual’s own risk, and HPE disclaims legal liability for any resulting damages. If you suspect recruitment fraud, do not share personal information or make any payments and report the incident to your local authorities immediately.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
743,556 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
≈ $39k – $93k per year (Estimated) • In office • Bengaluru
SystemVerilog
Chips/EDA
UVM
Apply
RTL Design Lead 6 hours ago
≈ $37k – $89k per year (Estimated) • In office • Bengaluru
Python
Verilog
SystemVerilog
Perl
Apply
≈ $37k – $88k per year (Estimated) • In office • Full-Time • 8+ years exp • Bengaluru
Verilog
Chips/EDA
Synopsys Design Compiler
Synopsys SpyGlass
Management
Agile
Scrum
Apply
ASIC Engineer Staff 1 month ago
≈ $43k – $88k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Bengaluru
Apply
≈ $50k – $101k per year (Estimated) • In office • Full-Time • 6+ years exp • Bengaluru
Python
AI/ML
AI Agents
Chips/EDA
Cadence Tempus
Apply
≈ $106k – $195k per year (Estimated) • In office • Top Secret • 5+ years exp • Bachelor's Degree • Riverside
Python
Verilog
VHDL
Apply
$108k – $178k per year • In office • Full-Time • Bachelor's Degree • Santa Clara
Python
Verilog
C++
SystemVerilog
Cybersecurity
Threat Modeling
Apply
ASIC Chip Lead 1 day ago
$144k – $230k per year • Equity • In office • Full-Time • 12+ years exp • San Jose • Irvine
Verilog
C++
Perl
MATLAB
MATLAB
Simulink
Apply
≈ $142k – $268k per year (Estimated) • In office • TS/SCI • 5+ years exp • Bachelor's Degree • Long Beach
Python
Verilog
C++
VHDL
DevOps
VLAN
Chips/EDA
Altium Designer
Siemens QuestaSim
Siemens ModelSim
Apply
$155k – $256k per year • Equity • Hybrid • Full-Time • 4+ years exp • Bachelor's Degree • San Jose
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys PrimeTime
Apply
≈ $28k – $60k per year (Estimated) • In office • Full-Time • Master's Degree • Bengaluru
Apply
≈ $33k – $72k per year (Estimated) • In office • Full-Time • 10+ years exp • Master's Degree • Bengaluru
Apply
≈ $21k – $48k per year (Estimated) • In office • Full-Time • 2+ years exp • Associate's Degree • Bengaluru
SAS
DevOps
VMWare
SLI/SLO/SLA
Linux
Windows
Apply
≈ $29k – $74k per year (Estimated) • In office • Full-Time • Kolkata
Verilog
Chips/EDA
Synopsys Design Compiler
Synopsys SpyGlass
Apply
≈ $35k – $77k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Bengaluru
MATLAB
Chips/EDA
Synopsys HSPICE
Cadence Allegro
Cadence Sigrity
Apply
≈ $28k – $60k per year (Estimated) • In office • Full-Time • Master's Degree • Bengaluru
Apply
≈ $33k – $72k per year (Estimated) • In office • Full-Time • 10+ years exp • Master's Degree • Bengaluru
Apply
≈ $34k – $73k per year (Estimated) • In office • 5+ years exp • Bengaluru
Python
Verilog
C++
Perl
Apply
≈ $29k – $63k per year (Estimated) • In office • 3+ years exp • Bengaluru
Python
Verilog
C++
SystemVerilog
Perl
SystemC
DevOps
Linux
Unix
Chips/EDA
UVM
Apply
Formal Verification 6 hours ago
≈ $34k – $74k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
C++
SystemVerilog
VHDL
Perl
SystemC
Chips/EDA
UVM
Formal Verification
Synopsys VC Formal
Apply
See all jobs
This is one of many
743,556 more open roles from verified company boards, updated every day.