738,299open jobs
44,403companies
105,260added this week
Browse all
Salary
$144k – $230k per year
Location
In office (San Jose, Irvine)
Seniority
Staff · 12+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Sep 24, 2026. First seen by Alion on Sep 23, 2026. Broadcom scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Broadcom is an American semiconductor and infrastructure software company headquartered in Palo Alto, California, whose chip lineage runs back through Avago to the Hewlett-Packard components division. It designs networking switch and routing silicon that carries a large share of data centre traffic, custom AI accelerators built for hyperscale customers, plus wireless, broadband, storage and optical components. A sequence of very large acquisitions, culminating in the sixty-nine billion dollar purchase of VMware in 2023, has made infrastructure software roughly as important as chips to the group, and it is one of the most valuable listed technology companies in the world.

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom is seeking a highly experienced and accomplished Principal ASIC Chip Lead to lead the development of cutting-edge System-on-Chip (SoC) solutions. This key role requires a deep, end-to-end understanding of the entire ASIC architecture, design, and verification flow-from initial concept and RTL development through GDSII tape-out and into mass production.

Responsibilities:

  • Manage cross-functional project teams while interfacing directly with a tier-1 customer. Must have soft skills to manage and diffuse high stakes.
  • Work with architecture team to define micro-architecture for various design blocks & subsequently Verilog RTL development
  • Run various frontend tools to check for linting, clock domain crossing, Low Power design, and checks using UPF/CPF flow
  • Work with verification team to collaborate on test plan, coverage plan, and coverage closure
  • Work with physical design team on design constraints and timing closure
  • Work with firmware and systems team and help with bring-up on FPGA and Silicon platforms
  • Work with operations team to bring silicon into mass production
  • Willing to learn new areas and flexible in taking on any of the above tasks to help meet project goals

Required Qualifications:

  • BSEE with 12+ YEARS of experience or MSEE with 10+ YEARS experience in Microarchitecture & RTL Design
  • Detailed understanding of RTL design, logic synthesis, static timing analysis, design verification, clock domain crossing, and low power design techniques
  • Strong Logic Design & RTL Design Skills using Verilog HDL
  • Excellent written and verbal communication skills
  • Ability to understand engineering and microarchitecture specifications
  • Knowledge and experience of ARM-based SoC, DSP-based design, understanding of analog interfaces and designs is a definite advantage
  • Experience with peripherals such as I2C, SPI, SPMI, UART, Asynchronous interface designs, Digital Signal Processing, Memory Controllers, peripherals, and interconnect protocols such as AHB, AXI, etc.
  • Experience with Low Power Design & design verification techniques, Multiple Power domains, UPF/CPF understanding and usage
  • Good knowledge of EDA tools
  • Willingness to work on any design tools/flow/methodologies, including Design-Verification as needed during project development and not strictly limited to RTL design work

Desired Skills:

  • Solid understanding of communication basics
  • Experience with implementation of arithmetic hardware (fixed point, floating point, transcendental operations)
  • Familiar with signal processing and numerical analysis tools like MATLAB
  • Experience and understanding of DSP Designs using MATLAB/Simulink is a definite advantage, but not limited to DSP designs
  • Able to work in a lab with logic analyzers and oscilloscopes during Silicon/FPGA bring up
  • Experience with C/C++ and Scripting languages (Perl/Tcl)
  • Experience with utilizing AI tools

Compensation and Benefits

The annual base salary range for this position is USD 143,800.00 To USD 230,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
738,299 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Jose
$117k – $226k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Waltham
Python
C++
AI/ML
Computer Vision
Machine Learning
DevOps
RTOS
CI/CD
Git
Robotics
ROS2
Sensor Fusion
IoT
FreeRTOS
Management
Agile
Apply
$117k – $226k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Waltham
Python
C++
AI/ML
Computer Vision
Machine Learning
DevOps
RTOS
CI/CD
Git
Robotics
ROS2
Sensor Fusion
IoT
FreeRTOS
Management
Agile
Apply
$172k – $245k per year • Equity • Remote/Hybrid • Full-Time • 8+ years exp • Bachelor's Degree • San Jose
Apply
$127k – $245k per year (Estimated) • In office • Austin
DevOps
Wi-Fi
Apply
Packaging Architect 2 hours ago
$159k – $295k per year (Estimated) • In office • San Jose
DevOps
HPC
Apply
$108k – $178k per year • In office • Full-Time • Bachelor's Degree • Santa Clara
Python
Verilog
C++
SystemVerilog
Cybersecurity
Threat Modeling
Apply
$142k – $268k per year (Estimated) • In office • TS/SCI • 5+ years exp • Bachelor's Degree • Long Beach
Python
Verilog
C++
VHDL
DevOps
VLAN
Chips/EDA
Altium Designer
Siemens QuestaSim
Siemens ModelSim
Apply
$155k – $256k per year • Equity • Remote/Hybrid • Full-Time • 4+ years exp • Bachelor's Degree • San Jose
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys PrimeTime
Apply
Hardware Engineer 1 day ago
$155k – $259k per year • Equity • In office • Full-Time • 7+ years exp • Bachelor's Degree • San Jose
Verilog
SystemVerilog
Chips/EDA
Cadence Allegro
Mentor Xpedition
Apply
$102k – $189k per year • Equity • In office • Full-Time • 2+ years exp • Master's Degree • Burlington
Verilog
C++
SystemVerilog
VHDL
DevOps
Linux
Unix
Chips/EDA
Cadence Palladium
Apply
Emulation Engineer 2 days ago
$69k – $110k per year • Equity • In office • Full-Time • Bachelor's Degree • San Jose
Python
Verilog
C++
SystemVerilog
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Apply
$122k – $195k per year • Equity • In office • Full-Time • 6+ years exp • Master's Degree • San Jose
Python
MATLAB
Chips/EDA
Cadence Allegro
Apply
$122k – $195k per year • Equity • In office • Full-Time • 8+ years exp • Bachelor's Degree • San Jose
SystemVerilog
Chips/EDA
UVM
Apply
$129k – $241k per year (Estimated) • Equity • In office • Full-Time • 12+ years exp • Bachelor's Degree • Irvine
Python
Verilog
Perl
DevOps
Unix
Apply
$91k – $146k per year • Equity • In office • Full-Time • 5+ years exp • Bachelor's Degree • Fort Collins
Python
Verilog
Ruby
C++
Apply
$132k – $342k per year (Estimated) • Equity • Remote/Hybrid • Internship • 2+ years exp • Bachelor's Degree • San Jose • Milpitas • San Francisco
Python
Bash
DevOps
Jenkins
Linux
Apply
$138k – $197k per year • Equity • Remote/Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • San Jose
Apply
$172k – $245k per year • Equity • Remote/Hybrid • Full-Time • 8+ years exp • Bachelor's Degree • San Jose
Apply
$117k – $265k per year (Estimated) • In office • San Jose
DevOps
HPC
Apply
Packaging Architect 2 hours ago
$159k – $295k per year (Estimated) • In office • San Jose
DevOps
HPC
Apply
See all jobs
This is one of many
738,299 more open roles from verified company boards, updated every day.