2,121,617open jobs
134,161companies
239,939added this week
Browse all
Salary
≈ $82k – $191k per year (Estimated)
Location
In office (Chandler)
Visa
H-1B filings in 12 months: 2,014 · green card filings: 487
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 5, 2026. First seen by Alion on Aug 27, 2026. Intel scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Intel is an American semiconductor company founded in 1968 by Robert Noyce and Gordon Moore and headquartered in Santa Clara, California. It created the x86 instruction set that still underpins most personal computers and servers, and designs and manufactures processors, chipsets, discrete graphics, networking silicon and AI accelerators. Unlike most of its competitors the company owns its fabrication plants, and it is investing heavily in Intel Foundry to manufacture chips for external customers while rebuilding its process technology leadership.

Job Details:

Job Description:

The Role and Impact

Join Intel as a Packaging Module Development Engineer in Laser Assembly and play a pivotal role in shaping the future of semiconductor packaging technologies. This position offers a unique opportunity to contribute to the development of cutting-edge processes and equipment that enable Intel to stay at the forefront of innovation. Your work will directly impact the performance, quality, and reliability of Intel's assembly and packaging solutions, driving advancements in technology that address the dynamic needs of the semiconductor industry. Through technical expertise and collaboration with cross-functional teams, you will help Intel achieve its mission of delivering world-class packaging solutions.

Key Responsibilities

- Design and develop laser assembly packaging processes and equipment to enable next-generation packaging technologies.

- Optimize manufacturing processes to meet stringent quality, reliability, cost, yield, productivity, and manufacturability requirements.

- Develop process and equipment specifications using Design of Experiments (DOE) and data analysis principles.

- Oversee the manufacturability of physical layout designs and manage the full cycle of packaging processes, procedures, and flows.

- Establish laser process specifications and collaborate with suppliers to meet quality and performance standards.

- Innovate new techniques, tools, and quality screens for early identification of potential packaging quality and reliability issues.

- Set laser process reliability requirements based on a strong understanding of failure mechanisms, influencing design, material selection, and process development.

- Drive standardization in qualification procedures, manufacturing quality systems, and processes while collaborating with engineering teams to meet critical milestones.

Qualifications:

Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

Minimum Qualifications

  • Bachelor's degree in Physics, Mechanical Engineering, Optical Engineering or related STEM field

  • OR Master's degree in Physics, Mechanical Engineering, Optical Engineering or related STEM field

Relevant experience should include the following:

- Proficiency in Statistical Process Control (SPC) and Design of Experiments (DOE) principles.

- Fundamental understanding of laser and optical systems

Preferred Qualifications

- Hands-on experience in a technology manufacturing environment or semiconductor packaging processes and troubleshooting laser based equipment/systems.

- Familiarity with equipment adjustment, process characterization, and manufacturability in semiconductor or electronics assembly.

- Demonstrated ability to collaborate with cross-functional teams and deliver results in time-sensitive projects.

- Capability to apply Data Science and Statistics tools (Python, Numpy/Pandas, SQL, JMP, Minitab) to manipulate large complex data sets.

We invite you to bring your expertise, creativity, and passion for technology innovation to Intel. Join us in driving the future of semiconductor packaging and make a lasting impact on the technology landscape. Apply today.

Job Type:

College Grad

Shift:

Shift 1 (United States of America)

Primary Location:

US, Arizona, Phoenix

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $85,200.00-162,500.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,121,617 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Chandler
In office · 2+ years exp · Associate's Degree · Red Lion
Apply
In office · 5+ years exp · Associate's Degree · Huntsville
Apply
In office · 3+ years exp · Associate's Degree · Lincoln
Apply
$115k – $235k per year · Equity · In office · 10+ years exp · Bachelor's Degree · Nashville
DevOps
Incident Management
Apply
$120k – $165k per year · In office · Full-Time · 2+ years exp · Bachelor's Degree · Milpitas
Chips/EDA
Statistical Process Control
Design
SolidWorks
AutoCAD
SpaceTech
Siemens NX
GD&T
FMEA
Apply
≈ $71k – $129k per year (Estimated) · In office · Full-Time · 1+ year exp · Bachelor's Degree · Chandler
Chips/EDA
Statistical Process Control
Design
SolidWorks
AutoCAD
Life Sciences
Design of Experiments
Apply
≈ $109k – $206k per year (Estimated) · Hybrid · Full-Time · 6+ years exp · Bachelor's Degree · Hillsboro
Python
Java
C++
Perl
Chips/EDA
Cadence Virtuoso
Synopsys Fusion Compiler
Apply
≈ $86k – $157k per year (Estimated) · In office · Full-Time · 3+ years exp · Master's Degree · Hillsboro
Chips/EDA
Ansys SIwave
Apply
≈ $86k – $157k per year (Estimated) · In office · Full-Time · 3+ years exp · Bachelor's Degree · Chandler
SQL
AI/ML
Machine Learning
Chips/EDA
Statistical Process Control
JMP
Life Sciences
Design of Experiments
Apply
In office · Full-Time · 10+ years exp · Chandler
Chips/EDA
Statistical Process Control
Apply
Hybrid · Bachelor's Degree · Chandler
Python
Apply
Hybrid · Full-Time · 1+ year exp · Bachelor's Degree · Chandler
Python
MATLAB
Chips/EDA
Synopsys HSPICE
Ansys HFSS
Keysight ADS
Apply
In office · Full-Time · 3+ years exp · High School Diploma · Phoenix · Carlsbad · Santa Fe · Albuquerque · Rio de Janeiro
Apply
≈ $68k – $128k per year (Estimated) · In office · Full-Time · 5+ years exp · Bachelor's Degree · Chandler
Apply
See all jobs
This is one of many
2,121,617 more open roles from verified company boards, updated every day.