1,985,750open jobs
117,541companies
247,412added this week
Browse all
Salary
≈ $189k – $351k per year (Estimated)
Location
Hybrid (Santa Clara, United States)
Seniority
Senior · 6+ years exp
Visa
H-1B filings in 12 months: 2,014 · for this role: 470 · green card filings: 487
Employment
Full-Time

First seen by Alion on Oct 21, 2026. Intel scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Intel is an American semiconductor company founded in 1968 by Robert Noyce and Gordon Moore and headquartered in Santa Clara, California. It created the x86 instruction set that still underpins most personal computers and servers, and designs and manufactures processors, chipsets, discrete graphics, networking silicon and AI accelerators. Unlike most of its competitors the company owns its fabrication plants, and it is investing heavily in Intel Foundry to manufacture chips for external customers while rebuilding its process technology leadership.

Job Details:

Job Description:

About Central Engineering Group

The Central Engineering Group (CEG) is Intel's hub for driving innovation and excellence in silicon development. Focused on engineering solutions that power Intel's flagship products, CEG architects, designs, and validates IP foundational to Intel's broader technology portfolio. By joining this team, you will be part of a collaborative, inclusive environment driving advancements to strengthen Intel's leadership in the semiconductor industry.

Position Overview

As an IP Logic Design Engineer at Intel, you will play a pivotal role in developing high-quality IP blocks and subsystems for integration into full chip designs. You'll be responsible for creating cutting-edge logic designs, optimizing power, performance, and area, and ensuring seamless integration with the broader system. Your contributions will directly impact Intel's ability to deliver next-generation silicon solutions with speed, efficiency, and reliability.

Key Responsibilities

  • Develop logic designs, register transfer level (RTL) coding, and simulation for IP blocks and subsystems for integration into full chip designs
  • Define architecture and microarchitecture features and ensure their implementation in the design
  • Optimize design logic to meet power, performance, area, and timing goals while maintaining physical implementation integrity
  • Review verification plans and address RTL test failures to ensure accurate validation of design features
  • Collaborate with physical design teams to address floorplan limitations and integrate designs seamlessly
  • Drive quality assurance compliance to enable smooth IP-to-SoC handoff

What We're Looking For

To be successful in this role, you should demonstrate the following professional traits:

  • Ability to collaborate effectively across cross-functional and geographically distributed teams
  • Strong attention to detail when reviewing verification plans and resolving design failures
  • A passion for innovation and continuous improvement in a fast-paced engineering environment

Qualifications:

Minimum Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related STEM field with 6+ years of experience with RTL design and SystemVerilog OR Master's degree in relevant field with 4+ years of experience with RTL design and SystemVerilog

The experience must include:

  • Industry-standard tools for front-end design, including synthesis, static timing analysis (STA), and lint checks
  • AMBA protocols and coherent protocols such as IDI or CHI
  • Hardware design concepts such as logic design, state machines, and network-on-chip architectures

Preferred Qualifications

  • Experience with high-speed interconnect designs and power-performance optimization
  • Proficiency in programming languages such as Python, Perl, or Tcl for scripting automation
  • Demonstrated ability to collaborate effectively with cross-functional teams and geographically distributed groups

We invite you to bring your expertise and passion to Intel, where you'll work alongside the brightest minds in the industry to develop innovative technologies that redefine the future of computing. Apply now to embark on a rewarding journey and make a lasting impact.

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, California, Santa Clara

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $164,470.00-232,190.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,985,750 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Backend
Similar stack
Same company
Santa Clara
$197k – $225k per year • In office • Full-Time • 7+ years exp • Bachelor's Degree • McLean
Python
JavaScript
Rust
TypeScript
C#
Node JS
Scala
Frontend
Vue.js
DevOps
GCP
Azure
CI/CD
Git
AWS
Docker
Kubernetes
Bitbucket
GitHub
Management
Agile
Apply
≈ $75k – $139k per year (Estimated) • Hybrid • Full-Time • 4+ years exp • Bachelor's Degree • Temple Terrace
Python
JavaScript
Node JS
AI/ML
Claude Code
AI Agents
Runway
Frontend
React.js
JQuery
DevOps
CI/CD
AWS
Docker
Kubernetes
SOAP
Management
Agile
Scrum
Apply
$130k – $248k per year • In office • Nationals only • Full-Time • 5+ years exp • Bachelor's Degree • Evendale
Apply
$167k – $310k per year • In office • Top Secret • 5+ years exp • Bachelor's Degree • Palmdale
C++
DevOps
RTOS
Git
GitLab
Linux
Windows
Management
Jira
SpaceTech
DO-178C
Apply
$136k – $252k per year • Hybrid • Secret • 5+ years exp • Littleton
Java
DevOps
Puppet
Ansible
Red Hat
OpenShift
VMWare
Azure
CI/CD
Git
AWS
GitLab
Windows
Management
Jira
Agile
Apply
≈ $40k – $77k per year (Estimated) • In office • 14+ years exp • Bengaluru
SystemVerilog
VHDL
DevOps
Linux
Chips/EDA
UVM
Xilinx Vivado
Cadence Sigrity
PetaLinux
HyperLynx
SpaceTech
ECSS
Apply
$133k – $215k per year • Equity • In office • 5+ years exp • PhD • Santa Cruz
Python
Verilog
C++
SystemVerilog
VHDL
MATLAB
MATLAB
Simulink
DevOps
Linux
Chips/EDA
Xilinx Vivado
Formal Verification
SpaceTech
DO-254
Apply
≈ $85k – $147k per year (Estimated) • Hybrid • Sheffield
SystemVerilog
DevOps
CI/CD
Chips/EDA
UVM
Formal Verification
Apply
Lead RTL Engineer 2 days ago
≈ $31k – $70k per year (Estimated) • In office • 7+ years exp • Bengaluru
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Apply
Lead RTL Engineer 2 days ago
≈ $28k – $65k per year (Estimated) • In office • 8+ years exp • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Xilinx Vivado
Formal Verification
Apply
≈ $113k – $221k per year (Estimated) • Hybrid • Full-Time • 4+ years exp • Bachelor's Degree • Chandler
Python
SQL
C#
Python
PyQt
Tkinter
C#
.NET
AI/ML
Computer Vision
Pandas
NumPy
Chips/EDA
Statistical Process Control
Life Sciences
Design of Experiments
Apply
$52k – $200k per year • Hybrid • Contractor • 7+ years exp • Bachelor's Degree • Chandler
Python
TypeScript
C#
C#
.NET
AI/ML
AI Agents
LLM
Machine Learning
DevOps
Azure DevOps
Azure
CI/CD
GitHub
Apply
In office • Internship • PhD • Hillsboro
Python
AI/ML
Computer Vision
Time Series
Machine Learning
Apply
In office • Internship • 1+ year exp • PhD • Santa Clara
Python
AI/ML
Model Context Protocol
Computer Vision
LLM
Machine Learning
DevOps
Helm
Git
Docker
Kubernetes
Analytics
ETL/ELT
Apply
≈ $103k – $213k per year (Estimated) • Hybrid • Full-Time • 1+ year exp • Master's Degree • Hillsboro
Python
C++
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
$165k – $224k per year • Equity • In office • Full-Time • 3+ years exp • Bachelor's Degree • Santa Clara
Java
C#
C++
Perl
AI/ML
Qwen
vLLM
Gemma
SGLang
AWS Bedrock
LLM
CUDA
Amazon SageMaker
Speculative Decoding
Machine Learning
DevOps
AWS
Apply
$48k per year • In office • Part-Time • High School Diploma • Santa Clara
Apply
≈ $69k – $138k per year (Estimated) • In office • 3+ years exp • High School Diploma • Santa Clara
Apply
≈ $43k – $75k per year (Estimated) • In office • Part-Time • San Jose • Santa Clara • Sunnyvale • Cupertino • Mountain View
Apply
≈ $43k – $75k per year (Estimated) • In office • Part-Time • San Jose • Santa Clara • Sunnyvale • Cupertino • Mountain View
Apply
See all jobs
This is one of many
1,985,750 more open roles from verified company boards, updated every day.