1,530,856open jobs
91,667companies
233,384added this week
Browse all
Salary
≈ $20k – $47k per year (Estimated)
Location
In office (Taipei)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 12, 2026. First seen by Alion on Aug 26, 2026.

Overview
Company
Impact
Profile match
Revolutionary Copper MIMO technology eliminates costly HBM chips. 10X lower cost, 3X lower power, 8X more scale for next-gen AI systems and connectivity.

At Kandou, we are redefining the economics of AI infrastructure. Our mission is to democratise AI by significantly reducing the Total Cost of Ownership (TCO) of hardware systems - a critical barrier to scalable adoption.

Our proprietary MIMO-over-copper technology powers a high-performance, chiplet-based AI memory fabric that is both scalable and energy-efficient. Unlike traditional interconnects, our solution reduces power consumption significantly while preserving high bandwidth and ultra-low latency - unlocking unprecedented efficiency for AI training and inference at scale.

Kandou’s architecture is not just an incremental improvement - it’s a foundational shift in how AI hardware is built for the future.

Job Title: PCB Layout Engineer

Location: Taipei, Taiwan

Key Responsibilities

  • Own and execute the PCB layout design for assigned Kandou board products from initial floorplan through to final fabrication and assembly data release.

  • Translate hardware schematics into high-quality, DFM-compliant PCB layouts, incorporating SI/PI, thermal, and mechanical constraints as defined by the engineering team.

  • Define and document layer stack-up, impedance requirements, and PCB fabrication specifications in coordination with PCB fab partners.

  • Generate, verify, and release complete fabrication and assembly output packages (Gerber/ODB++, drill files, assembly drawings, BOM), ensuring accuracy and completeness.

Skills

  • Strong practical skills in high-speed PCB layout, including controlled impedance routing, differential pair routing, length matching, and via management for high-frequency signals.

  • Good understanding of power delivery network (PDN) design principles, decoupling capacitor placement, and plane design for complex multi-power-domain boards.

  • Ability to read and understand hardware schematics and translate them accurately into manufacturable PCB layouts.

  • Knowledge of EMC/EMI design guidelines and their implementation in PCB layer stack-up definition and routing.

  • Strong attention to detail with a structured, quality-focused approach to layout verification, design rule check (DRC), and release processes.

  • Good communication and collaboration skills, with the ability to work effectively with hardware engineers, SI/PI specialists, and external PCB fabrication and assembly partners.

  • Ability to manage own workload and deliver layout milestones in line with project schedules.

  • Fluent English communication skills required; Mandarin proficiency is an advantage for coordination with local partners and teams in Taiwan.

Experience

  • 5+ years of professional PCB layout experience, preferably in a semiconductor, server hardware, or high-speed electronics environment.

  • Demonstrated hands-on experience designing complex, multi-layer PCBs for high-speed digital interfaces such as PCIe, DDR4/5, USB, LPDDR, or Ethernet.

  • Proficiency with industry-standard PCB EDA tools, in particular Cadence Allegro PCB Designer and/or Mentor/Siemens Xpedition or PADS.

  • Experience applying IPC standards (IPC-2221, IPC-2222, IPC-6012) and Design for Manufacture (DFM) and Design for Assembly (DFA) guidelines throughout the layout process.

  • Experience working with PCB fabrication and assembly partners, including generating and reviewing fabrication, assembly, and drill output data (Gerber/ODB++).

  • Familiarity with PCB fab and OSAT ecosystems in Taiwan and/or Asia is strongly preferred.

  • Experience reviewing and implementing signal integrity and power integrity (SI/PI) guidelines provided by hardware engineers into the physical layout.

  • Experience with schematic capture tools (e.g., Cadence Schematic, OrCAD) and BOM management is beneficial.

Education

Bachelor's degree in Electrical Engineering, Electronics Engineering, or a related technical field.

Additional professional training or certification in PCB design tools and methodologies (e.g., Cadence Allegro, Mentor Xpedition) is an advantage.

If this is the role you have been looking for and you want to be part of a growing Company, with an exciting future then we would really love to hear from you. Together We Kandou It !

Visit us at www.kandou.ai and https://www.linkedin.com/company/kandou-ai/

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,530,856 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Taipei
≈ $22k – $52k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Taipei
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Cybersecurity
CAPA
Apply
≈ $29k – $59k per year (Estimated) • In office • 10+ years exp • Master's Degree • Hsinchu
Python
Perl
Chips/EDA
Synopsys PrimeTime
Synopsys SpyGlass
Apply
≈ $20k – $46k per year (Estimated) • In office • Hsinchu
Apply
≈ $16k – $37k per year (Estimated) • Hybrid • 4+ years exp • Bachelor's Degree • Taichung
Apply
≈ $16k – $37k per year (Estimated) • In office • 3+ years exp • Taiwan
DevOps
Linux
Chips/EDA
Cadence Allegro
OrCAD
Apply
$107k – $198k per year • In office • TS/SCI • 10+ years exp • Carlsbad
C
C
Embedded C
Chips/EDA
OrCAD
Mentor Xpedition
Mentor PADS
Apply
≈ $34k – $85k per year (Estimated) • In office • 2+ years exp • Bachelor's Degree • Inđija
Chips/EDA
Altium Designer
LTspice
OrCAD
Mentor PADS
Apply
$117k – $147k per year • Equity • In office • 2+ years exp • Bachelor's Degree • San Diego
Python
AI/ML
Model Context Protocol
DevOps
Wi-Fi
Chips/EDA
Cadence Allegro
OrCAD
Apply
$183k – $256k per year • Equity • In office • Full-Time • 20+ years exp • PhD • Seattle
Chips/EDA
Cadence Allegro
OrCAD
Apply
≈ $20k – $48k per year (Estimated) • In office • 7+ years exp • Bachelor's Degree • Chennai
MATLAB
MATLAB
Simulink
Chips/EDA
LTspice
Mentor PADS
Management
Agile
Apply
≈ $25k – $51k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Pune
C++
DevOps
RTOS
QEMU
IoT
Zephyr OS
Apply
Modeling Engineer 20 days ago
≈ $100k – $236k per year (Estimated) • Hybrid • Full-Time • 7+ years exp • Saint-Sulpice
Python
SystemVerilog
MATLAB
Apply
FPGA Engineer 27 days ago
≈ $17k – $41k per year (Estimated) • In office • Full-Time • 5+ years exp • Master's Degree • Hyderabad
Python
Verilog
SystemC
DevOps
Linux
Apply
DFT - Full Time 1 month ago
≈ $28k – $58k per year (Estimated) • In office • Full-Time • 12+ years exp • Bachelor's Degree • Hyderabad
SystemVerilog
Apply
≈ $25k – $51k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Pune
C++
DevOps
RTOS
QEMU
IoT
Zephyr OS
Apply
≈ $26k – $60k per year (Estimated) • In office • Full-Time • 12+ years exp • PhD • Taipei • Zhubei
Verilog
Apply
≈ $13k – $30k per year (Estimated) • In office • Full-Time • 5+ years exp • Taipei
Management
Outlook
Apply
≈ $16k – $43k per year (Estimated) • In office • 1+ year exp • Bachelor's Degree • Taipei
Apply
≈ $12k – $21k per year (Estimated) • In office • Taipei
Cybersecurity
PCI DSS
Active Directory
Management
Google Workspace
ITIL
Apply
In office • Taipei
Apply
See all jobs
This is one of many
1,530,856 more open roles from verified company boards, updated every day.