1,267,086open jobs
73,528companies
208,447added this week
Browse all
Location
In office (Taipei)

Confirmed on the employer's own hiring board on Oct 6, 2026. First seen by Alion on Oct 3, 2026.

Overview
Company
Impact
Profile match
Lenovo Group Limited is a global technology enterprise specializing in personal computing, smart devices, data center infrastructure, and enterprise IT services. Headquartered in Beijing, China, and Morrisville, North Carolina, United States - with its registered office in Hong Kong - the publicly traded corporation operates across three primary business divisions: the Intelligent Devices Group (IDG), the Infrastructure Solutions Group (ISG), and the Solutions and Services Group (SSG). Through an extensive product and services portfolio encompassing ThinkPad and IdeaPad personal computers, Motorola smartphones, ThinkSystem enterprise servers, edge computing hardware, and hybrid cloud solutions, the enterprise provides hardware, software, and managed IT services to commercial clients, public institutions, and retail consumers across more than 180 markets worldwide.

Key Responsibilities

  • Design, develop, and implement CPLD functionalities for server motherboards and related add-on/subsystem cards.
  • Develop, code, and validate CPLD solutions, including simulation environment setup, functional verification, simulation testing, and board-level validation.
  • Create and maintain comprehensive design, verification, and test documentation for CPLD development activities.
  • Review and verify CPLD-related schematic designs to ensure functional correctness and compliance with design requirements.
  • Support CPLD debugging, troubleshooting, and issue resolution throughout the entire product development lifecycle, from design to production.
  • Collaborate with cross-functional teams to support new product bring-up, power-on testing, and hardware validation activities, including domestic and international travel when required.

Preferred Qualifications

  • Strong knowledge of FPGA/CPLD architecture, design methodologies, and verification techniques.
  • Experience with HDL languages such as Verilog, VHDL, or SystemVerilog.
  • Familiarity with simulation and debugging tools used in FPGA/CPLD development.
  • Understanding of server hardware architecture, board-level design, and schematic review processes.
  • Strong analytical, problem-solving, and communication skills.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,267,086 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Taipei
≈ $25k – $59k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Taipei
Python
C++
AI/ML
Machine Learning
DevOps
AWS
Amazon EC2
Amazon S3
Apply
RF認證工程師 3 hours ago
In office • Full-Time • New Taipei
DevOps
Wi-Fi
Apply
≈ $24k – $68k per year (Estimated) • In office • Internship • Master's Degree • Taipei • Hsinchu
Python
Verilog
Perl
Apply
≈ $29k – $67k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Taipei
Apply
≈ $56k – $129k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Bristol
Apply
FPGA Engineer, EW 9 hours ago
$146k – $194k per year • Equity • In office • Secret • 4+ years exp • Costa Mesa
Python
Verilog
SystemVerilog
VHDL
AI/ML
Computer Vision
Human-in-the-Loop
DevOps
CI/CD
Git
Linux
Robotics
Sensor Fusion
Apply
≈ $131k – $245k per year (Estimated) • Remote (likely United States) • 10+ years exp • Bachelor's Degree
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
RTOS
CI/CD
HPC
Linux
Chips/EDA
UVM
Apply
≈ $77k – $169k per year (Estimated) • In office • 15+ years exp • Bachelor's Degree • Mississauga
Verilog
SystemVerilog
Apply
≈ $67k – $156k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Grenoble • Sophia Antipolis
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Tessent
Synopsys TestMAX
Apply
$85k – $120k per year • In office • Full-Time • 3+ years exp • Bachelor's Degree • Upton
Python
Verilog
SystemVerilog
Perl
AI/ML
Ray
Apply
≈ $23k – $54k per year (Estimated) • In office • 12+ years exp • Taipei
C
C++
C
Embedded C
Chips/EDA
PoC Library
Apply
≈ $30k – $61k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Taipei
DevOps
Git
Windows
Apply
≈ $22k – $50k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Taipei
DevOps
CI/CD
Git
Windows
Apply
In office • Taipei
Apply
≈ $33k – $94k per year (Estimated) • In office • Shanghai
DevOps
HPC
Apply
≈ $24k – $68k per year (Estimated) • In office • Internship • Master's Degree • Taipei • Hsinchu
Python
Verilog
Perl
Apply
In office • Taipei
Python
C++
Apply
≈ $29k – $67k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Taipei
Apply
≈ $38k – $114k per year (Estimated) • In office • Full-Time • Dubai • Sydney • Perth • Melbourne • Canberra
Apply
≈ $19k – $52k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Taipei
C#
C#
.NET
Avalonia
DevOps
CI/CD
GitHub
Management
Jira
Scrum
Apply
See all jobs
This is one of many
1,267,086 more open roles from verified company boards, updated every day.