1,963,048open jobs
115,945companies
246,966added this week
Browse all
Salary
≈ $28k – $57k per year (Estimated)
Location
In office (Taipei)
Seniority
Staff · 10+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 22, 2026. First seen by Alion on Aug 5, 2026. Marvell Technology scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Marvell Technology is an American fabless semiconductor company founded in 1995 that designs the infrastructure silicon behind data centres, carrier networks and storage systems. Its portfolio covers electro-optics and digital signal processors for optical links, ethernet switching and physical layer devices, storage controllers, and custom application specific integrated circuits designed for individual cloud operators. Headquartered in Santa Clara and listed on Nasdaq, it reoriented itself over the past decade from consumer and storage chips toward data centre and artificial intelligence infrastructure, which now supplies the majority of its revenue.

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

The Hardware Design Senior Staff Engineer will serve as a key member of the Hardware Design team within the Operations PE/TE organization. This role is responsible for developing board level hardware solutions from early prototype through high volume production. The engineer will collaborate with multiple advanced technology groups, supporting products and platforms across Fibre Channel (FC) networking and storage, network security processors featuring custom ARM based architectures, and custom ASIC solutions built on 3nm technologies with high speed SerDes for large scale data center applications.

What You Can Expect

  • Design high-performance board-level systems for storage, network security, and custom ASIC applications. • Manage designs with JDM partners to provide design guidance, support build readiness and ensure production quality. • Define, design, and review schematics from internal hardware teams and JDM, with emphasis on high-speed signal integrity, power integrity, and cost-optimized designs for high-volume production. • Review PCB layouts in collaboration with layout engineering teams.
  • Work closely with the internal board development, DVT and SI teams to make sure board issues are addressed, resolved, and closed.
  • Collaborate with cross-functional teams to ensure product performance, reliability, and quality.
  • Define, document, execute, and report on board-level electrical tests.
  • Facilitate technical discussions and drive resolution of complex engineering issues.

What We're Looking For

  • Bachelor’s degree in Computer Science, Electrical Engineering, or a related field with 10+ years of relevant industry experience, OR a Master’s degree with 10+ years of experience. • 10+ years of experience in board-level hardware design and system architecture, including fine pitch components and micro-vias.
  • Proven critical-thinking abilities, strong problem-solving skills, and a sense of ownership for team and project outcomes. • Advanced lab skills with hands-on experience in hardware bring-up, system-level testing, power supply design, and troubleshooting.
  • Experience working with PCIe, Ethernet, and OCP standards.
  • Knowledge of high-speed SerDes technologies, including 112G/224G.
  • Familiarity with EMC/EMI compliance, regulatory and safety standards, and the ability to interpret test lab reports.
  • Working knowledge of mechanical and thermal design principles, including interpretation of 2D and 3D drawings.
  • Experience with Agile PLM tools is considered a plus. Preferred Qualification: • Strong expertise in high-speed interfaces and protocols, including PCIe Gen5+, DDR4/5, Ethernet, QSPI, and USB etc. • Proficiency with schematic capture tools (Cadence OrCAD, Allegro HDL) and familiarity with Allegro PCB layout tools.

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-SYU
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,963,048 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Taipei
≈ $28k – $58k per year (Estimated) • Remote (Taiwan) • 15+ years exp • Bachelor's Degree • Taipei
C++
AI/ML
CUDA
ROCm
DevOps
Linux
Apply
≈ $19k – $44k per year (Estimated) • Remote (Taiwan) • 4+ years exp • Taipei
Design
Sketch
Apply
≈ $21k – $48k per year (Estimated) • Remote (Taiwan) • 10+ years exp • Bachelor's Degree • Taipei
Verilog
SystemVerilog
Chips/EDA
Siemens ModelSim
UVM
Xilinx Vivado
Apply
≈ $20k – $46k per year (Estimated) • Remote (Taiwan) • 7+ years exp • Taipei
Apply
≈ $20k – $46k per year (Estimated) • Remote (Taiwan) • 4+ years exp • Taipei
Apply
≈ $26k – $60k per year (Estimated) • Equity • In office • Full-Time • 8+ years exp • Bachelor's Degree • Taipei • Hsinchu
AI/ML
Copilot
ChatGPT
BERT
DevOps
AWS
Chips/EDA
Cadence Allegro
OrCAD
Mentor PADS
Cadence Sigrity
Ansys SIwave
Apply
In office • Internship • Toronto
Python
C++
AI/ML
Copilot
ChatGPT
LLM
Machine Learning
DevOps
CI/CD
Jenkins
Apply
In office • Internship • 1+ year exp • Bachelor's Degree • Ottawa
Python
C
C
Embedded C
AI/ML
Copilot
Cursor
ChatGPT
Claude Code
DevOps
CI/CD
Jenkins
GitLab
Linux
Management
Jira
Apply
In office • Internship • Singapore
Python
Verilog
AI/ML
Copilot
ChatGPT
Chips/EDA
Cadence Virtuoso
Apply
In office • Internship • 2+ years exp • Master's Degree • Petah Tikva
Python
C++
SystemVerilog
AI/ML
Copilot
ChatGPT
Chips/EDA
UVM
Apply
≈ $12k – $27k per year (Estimated) • In office • Full-Time • 2+ years exp • Taipei
Apply
≈ $14k – $25k per year (Estimated) • In office • Bachelor's Degree • Taipei
Python
SQL
Chips/EDA
Minitab
Analytics
Tableau
Power BI
Apply
≈ $20k – $52k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Taipei
SAS
Chips/EDA
JMP
Apply
≈ $20k – $52k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Taipei
SAS
Chips/EDA
JMP
Apply
≈ $26k – $63k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Taipei
Databases
Google BigQuery
AI/ML
Hadoop
DevOps
GCP
Analytics
ETL/ELT
Looker
Apply
See all jobs
This is one of many
1,963,048 more open roles from verified company boards, updated every day.