1,999,313open jobs
118,956companies
247,098added this week
Browse all
Salary
$186k – $228k per year
Location
In office (Irvine)
Seniority
Principal · 11+ years exp
Visa
H-1B filings in 12 months: 17 · for this role: 10 · green card filings: 10

Confirmed on the employer's own hiring board on Oct 27, 2026. First seen by Alion on Sep 6, 2026.

Overview
Company
Impact
Profile match
Panther Storage Accelerator. Join the MaxLinear team and help shape the future of networking and communications technology.

Responsibilities

MaxLinear is seeking a Senior Principal Digital Design Engineer to join our team. In this role, you will focus on the following:

  • Define microarchitecture for complex subsystems (e.g., 200/400G 802.3, PCIe 6/7, DSP, FEC, data compression, AI/HW accelerators)
  • Analyze standards (PCI-SIG, IEEE 802.3, UALink, etc) and translate into implementable RTL
  • Work with cross-functional project teams (DV, PD, System/Firmware) to define product specifications (PPA), system architecture, HW/SW partitioning, and execution plan
  • Lead improvements to design methodology to maximize efficiency and predictability
  • RTL implementation in SystemVerilog of communication/DSP/packet-processing functions
  • Block-level verification including creation of Verilog or UVM testbenches
  • System-level verification in UVM+SysC environments including test case creation/debug, functional coverage specification, and code coverage analysis
  • Perform preliminary synthesis and power estimation, including SDC constraint specification and vector-driven power analysis
  • Perform design quality checks including lint, CDC and DFT-readiness checks
  • Support emulator-based verification including debug of SW driven test cases
  • Post silicon bring-up support and debug in lab; support system integration and production testing
  • Provide technical leadership in the ASIC design team to develop and productize next generation communication and data center SoCs

Qualifications

  • Expert in digital design including micro-architecture definition and area/power/timing optimization
  • Solid understanding of high-speed interfaces (Ethernet/PCIe), particularly MAC/PCS (or Transaction/Data Link/PHY logical) layers, and associated clocking, reset, and CDC considerations
  • Experience with performance modeling and analysis, including performance constraint identification and optimization
  • Extensive experience with ASIC front-end design flow including RTL coding (SystemVerilog), directed/randomized verification, simulation/emulation debug, lint/CDC checks, synthesis, power analysis and timing closure support
  • Knowledge of communications/DSP/FEC algorithms and experience with power/area efficient fixed-point ASIC implementation a plus
  • Familiar with SoC integration, including clock/reset architecture, bus protocols, embedded CPUs
  • Strong logical and creative problem-solving skills with excellent analytical and debugging skills
  • Solid written and verbal communication skills
  • Flexibility to ramp quickly on new technologies, products, and methodologies
  • Self-motivated with ability to provide leadership and work effectively in fast-paced environment
  • BS in Electrical Engineering or related + 11 years of experience, or MS + 9 years of experience, or Ph.D. + 6 years of experience

Compensation and Benefits

MaxLinear has a Total Compensation philosophy which includes base salary and annual discretionary bonus eligibility and many positions also include stock-based compensation.

MaxLinear's good faith estimate starting base salary range is: $186,000 to $228,000 Annually

We offer competitive benefits designed to support employee health, welfare, and retirement and some highlights are: health care benefits, 401k savings plan, Employee Stock Purchase Plan (ESPP), and paid time off.

The actual starting base salary will be determined by the match to certain role-related criteria such as educational degree(s) or equivalent, relevant work experience, skillset needed for the role, and geographic location; this is not an all-inclusive list as some roles may require unique skills or experience.

Qualified applicants will receive consideration for employment without regard to, and will not be discriminated against based on race, sex, religion, national origin, sexual orientation, gender identity, disability, or protected veteran status.

Company Overview

MaxLinear is a global, NASDAQ-traded company (MXL) where the entrepreneurial spirit is alive and well. We are a fabless system-on-chip product company, striving to improve the world’s communication networks for everyone through our highly integrated radio-frequency (RF), analog, digital, and mixed-signal semiconductor solutions for access and connectivity, wired and wireless infrastructure, and industrial and multi-market applications.

We hire the best people in the industry and engage them in some of the most exciting opportunities that connect the world we live in today. Our growth has come from innovative, bold approaches to solving some of the world’s most challenging communication technology problems in the most efficient and effective manner.

MaxLinear began by developing the world’s first high-performance TV tuner chip using standard CMOS process technology. Others said we couldn’t achieve the extremely high-performance requirements using CMOS, but we proved them wrong and achieved enduring global market leadership with our designs. Since then, we’ve developed a full line of products that drive 4G and 5G infrastructure; enable data center, metro and long-haul optical interconnects; bring 10Gbit to the home; power the IoT revolution; and enable robust and reliable communication in harsh industrial environments. Over the years, we’ve expanded through organic growth and through several acquisitions that have perfectly complemented our existing portfolio and enabled us to deliver complete end-to-end solutions in our target markets. One such example was the acquisition of Intel’s Home Gateway Platform Division that added Wi-Fi, Ethernet, and Broadband Gateway Processor SoC technology to our connected home portfolio creating a complete and scalable platform of connectivity and access solutions to fully address our customers’ needs.

Our headquarters are in Carlsbad, near San Diego, California. We also have major design centers in Irvine and San Jose, California; Valencia, Spain; Bangalore, India; Munich, Germany; Israel; and Singapore.

We have approximately 1,200 employees, a substantial majority of whom have engineering degrees and include masters and Ph.D. graduates from many of the premiere universities around the world. Our employees thrive on innovation, outstanding execution, outside-the-box thinking, nimbleness, and collaboration. Together, we form a high-energy business team that is focused on building the best and most innovative products on the market.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,999,313 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Irvine
$121k – $224k per year • In office • Top Secret • 5+ years exp • Bachelor's Degree • Grand Prairie
MATLAB
Apply
$135k – $170k per year • In office • Full-Time • 10+ years exp • Bachelor's Degree • Minneapolis
Management
Agile
SpaceTech
FMEA
MedTech
Verification & Validation
Apply
≈ $169k – $313k per year (Estimated) • In office • Full-Time • 7+ years exp • PhD • San Jose
Verilog
MATLAB
Apply
$104k – $155k per year • In office • Secret • Full-Time • 8+ years exp • Bachelor's Degree • New York
Apply
$249k – $349k per year • Equity • In office • Nationals only • Full-Time • 10+ years exp • Bachelor's Degree • Seattle
Chips/EDA
Altium Designer
LTspice
Cadence Allegro
Cadence Sigrity
Keysight ADS
Ansys SIwave
SpaceTech
MIL-STD-1553
SpaceWire
AS9100
FMEA
Defense
MIL-STD-461
Apply
≈ $246k – $453k per year (Estimated) • In office • 10+ years exp • San Francisco
Python
Verilog
SystemVerilog
Perl
MATLAB
Chips/EDA
UVM
Cadence Palladium
IoT
Zigbee
Apply
≈ $239k – $440k per year (Estimated) • In office • 10+ years exp • Waltham
Python
Verilog
SystemVerilog
Perl
MATLAB
Chips/EDA
UVM
Cadence Palladium
IoT
Zigbee
Apply
≈ $242k – $447k per year (Estimated) • In office • 10+ years exp • San Diego
Python
Verilog
SystemVerilog
Perl
MATLAB
Chips/EDA
UVM
Cadence Palladium
IoT
Zigbee
Apply
≈ $11k – $27k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Omsk
Python
Bash
DevOps
Zabbix
Git
Linux
Unix
TCP/IP
DNS
Wi-Fi
BGP
OSPF
LAN
Apply
$12k per year (gross) • Hybrid • 1+ year exp • Mexico City
DevOps
Wi-Fi
Apply
$177k – $259k per year • Equity • In office • 11+ years exp • Bachelor's Degree • Irvine
DevOps
Wi-Fi
Apply
$135k – $183k per year • Equity • In office • 7+ years exp • Bachelor's Degree • Carlsbad
DevOps
Wi-Fi
Chips/EDA
Ansys HFSS
Cadence Allegro
Cadence Sigrity
Ansys SIwave
Apply
$158k – $193k per year • Equity • In office • 9+ years exp • Bachelor's Degree • Carlsbad
DevOps
Wi-Fi
Chips/EDA
Ansys HFSS
Cadence Allegro
Cadence Sigrity
Ansys SIwave
Apply
$205k – $250k per year • Equity • In office • 12+ years exp • Bachelor's Degree • San Jose
DevOps
Wi-Fi
Apply
$238k – $294k per year • Equity • In office • 13+ years exp • Bachelor's Degree • San Jose
AI/ML
InfiniBand
DevOps
Wi-Fi
Apply
≈ $236k – $435k per year (Estimated) • In office • 10+ years exp • Irvine
Python
SystemVerilog
DevOps
Wi-Fi
Chips/EDA
UVM
Apply
RTL Design Engineer 4 days ago
≈ $222k – $410k per year (Estimated) • In office • 10+ years exp • Irvine
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Formal Verification
Apply
RTL Design Engineer 4 days ago
≈ $162k – $367k per year (Estimated) • In office • Bachelor's Degree • Irvine
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Formal Verification
Apply
$250k – $350k per year • In office • 10+ years exp • Bachelor's Degree • Irvine
Cybersecurity
SOC 2
Apply
$70k – $80k per year • In office • Full-Time • 3+ years exp • High School Diploma • Irvine
Apply
See all jobs
This is one of many
1,999,313 more open roles from verified company boards, updated every day.