2,076,376open jobs
123,082companies
241,866added this week
Browse all
Salary
≈ $167k – $307k per year (Estimated)
Location
In office (Richardson)
Seniority
Staff · 10+ years exp
Visa
H-1B filings in 12 months: 535 · for this role: 216 · green card filings: 199
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 30, 2026. First seen by Alion on May 7, 2026. Micron Technology scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Micron Technology is an American semiconductor company founded in Boise, Idaho in 1978 and one of only a handful of manufacturers of both DRAM and NAND flash memory. It designs and fabricates memory and storage products used in data centres, personal computers, smartphones, cars and industrial equipment, and sells them under the Micron and consumer-facing Crucial brands. High-bandwidth memory for AI accelerators has become the fastest-growing part of the business, and the company operates fabrication and assembly sites across the United States and Asia.

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

As a SoC Physical Design Engineer in the Heterogeneous Integration Group (HIG), you will drive the implementation of advanced HBM SoC logic/base die designs from netlist to GDSII. You will work closely with RTL design, verification, DFT, IP providers, packaging/assembly, and manufacturing teams to deliver best-in-class PPA (performance, power, area) and robust signoff collateral for tape-out. This is a hands-on role with opportunities to own blocks or top-level integration across multiple product generations.

Key Responsibilities

  • Own physical implementation for SoC blocks and/or top-level, including floor-planning, placement, CTS, routing, and physical optimization to meet PPA targets.
  • Drive timing closure (setup/hold) across multi-mode/multi-corner (MMMC) scenarios; partner with RTL, architecture, and STA/signoff to converge designs.
  • Integrate and implement complex IP (e.g., controllers, microcontrollers, NOC, interfaces, MBIST/DFT logic, buffers, PHY-adjacent logic) with focus on robust physical integration and timing/power integrity.
  • Perform and/or coordinate physical signoff, including DRC/LVS, IR drop/EM, and timing signoff, addressing violations efficiently.
  • Partner with DFT teams to ensure scan/MBIST requirements are physically realizable and do not compromise PPA or schedule.
  • Work with packaging, assembly, test, probe, and manufacturing collaborators to ensure builds meet manufacturability and quality requirements.
  • Support tape-out execution (checklists, ECO flows, signoff reviews) and contribute to post-silicon debug by correlating silicon behavior with PD/STA/power analysis.
  • Identify flow gaps and improve productivity through scripting/automation and best-practice methodology development. (LLM's)

Required Qualifications

  • Strong experience in SoC physical design implementation from netlist to GDSII on advanced nodes and complex designs.
  • Proficiency with industry EDA tools (e.g., Cadence Innovus/Tempus, Synopsys ICC2/PrimeTime, Siemens Calibre or equivalent).
  • Solid understanding of STA fundamentals, clocking, constraints (SDC), and common closure techniques (buffering, path shaping, useful skew, etc.).
  • Experience with power intent and power delivery considerations (e.g., UPF/CPF concepts, power grid planning, power gating implications).
  • Familiarity with physical verification/signoff concepts: DRC, LVS, ERC, parasitic extraction awareness, and signoff handoff quality.

Preferred Qualifications

  • Experience with HBM / DRAM adjacent SoC designs, or memory-subsystem-heavy SoCs.
  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field.
  • Minimum 10 years of experience in a related field.
  • Proven ability to mentor and develop engineers early in their careers.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays.For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn about your right to work click here.

To learn more about Micron, please visitmicron.com/careers

For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at [email protected] or 1-800-336-8918 (select option #3)

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert : Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,076,376 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Richardson
≈ $129k – $238k per year (Estimated) · In office · Full-Time · 5+ years exp · PhD · Albany
Python
SQL
AI/ML
Machine Learning
Chips/EDA
Photolithography
EUV
Plasma Etch
JMP
Apply
$120k – $135k per year · In office · Full-Time · 5+ years exp · Bachelor's Degree · Syracuse
Chips/EDA
OrCAD
Management
Jira
Agile
Scrum
Kanban
Apply
≈ $170k – $313k per year (Estimated) · In office · 8+ years exp · Bachelor's Degree · Sunnyvale
Python
C++
AI/ML
Vertex AI
TPU
DevOps
GCP
CI/CD
Linux
Apply
≈ $177k – $327k per year (Estimated) · In office · 8+ years exp · Bachelor's Degree · Sunnyvale
AI/ML
Vertex AI
TPU
DevOps
GCP
SpaceTech
FMEA
Apply
≈ $137k – $254k per year (Estimated) · In office · 7+ years exp · Columbus
AI/ML
Embodied AI
Robotics
Imitation Learning
Design
SolidWorks
Apply
Memory Layout Manager 1 month ago
≈ $44k – $98k per year (Estimated) · In office · Full-Time · 15+ years exp · Bachelor's Degree · Bengaluru
Python
AI/ML
Reinforcement Learning
Machine Learning
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Synopsys IC Validator
Apply
≈ $61k – $111k per year (Estimated) · Hybrid · Full-Time · 5+ years exp · Paris
Python
Chips/EDA
Siemens Calibre
KLayout
Synopsys StarRC
Cadence Quantus
Quantum
Alice & Bob
Apply
$136k – $219k per year · In office · Full-Time · 3+ years exp · Bachelor's Degree · Santa Clara
Python
C++
Perl
AI/ML
Model Context Protocol
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Apply
Tech Lead, STA 14 days ago
≈ $37k – $98k per year (Estimated) · In office · 6+ years exp · Bachelor's Degree · Hyderabad
Python
Perl
AI/ML
NVLink
Chips/EDA
Synopsys PrimeTime
Apply
Equity · In office · 6+ years exp · Bengaluru
Python
TCL Scripting
AI/ML
Copilot
ChatGPT
Chips/EDA
Synopsys PrimeTime
Synopsys PrimePower
Apply
≈ $153k – $282k per year (Estimated) · In office · Full-Time · 10+ years exp · Bachelor's Degree · Richardson
Python
Verilog
SystemVerilog
Perl
AI/ML
LLM
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
≈ $89k – $202k per year (Estimated) · In office · Bachelor's Degree · Richardson
Python
JavaScript
TypeScript
C#
Design
AutoCAD
Management
Microsoft Project
Apply
$132k – $252k per year · Hybrid · Nationals only · Full-Time · 10+ years exp · Bachelor's Degree · Charlotte · Cedar Rapids · Richardson
Databases
Oracle
DevOps
Linux
Unix
Analytics
SAP BusinessObjects
Apply
$108k – $205k per year · Hybrid · Nationals only · Full-Time · 8+ years exp · Bachelor's Degree · Charlotte · Cedar Rapids · Richardson
Databases
Oracle
DevOps
Linux
Unix
Analytics
SAP BusinessObjects
Apply
≈ $98k – $185k per year (Estimated) · In office · Full-Time · 5+ years exp · PhD · Richardson
Python
Chips/EDA
Synopsys StarRC
Apply
See all jobs
This is one of many
2,076,376 more open roles from verified company boards, updated every day.