FPGA / ASIC Design Engineer
Confirmed on the employer's own hiring board on Nov 3, 2026. First seen by Alion on Nov 3, 2026.
MITRE’s Electronic Systems Development department is seeking to hire talented engineers starting 2027 with a background in Field-Programmable Gate Array (FPGA) and/or Application-Specific Integrated Circuit (ASIC) design to support advanced research and development projects of national significance. Qualified candidates will join a multi-disciplinary team to help support the design and implementation of proof-of-concept prototype systems on embedded hardware platforms. Our diverse set of sponsors and research objectives provide a wide variety of interesting work opportunities such as:
- Real-time communication and sensor systems leveraging cutting-edge ASIC design, FPGA technology, and Software-Defined Radio (SDR) platforms
- Advanced architectures for high throughput signal processing algorithms
- Tightly integrated, custom platforms targeting low size, weight, power and cost (SWaP-C) applications
- Cross-disciplinary teams of similarly bright and motivated engineers on projects of national importance
Roles & Responsibilities:
Our team specializes in rapid prototyping of advanced sensor, communication, and navigation systems on state-of-the-art embedded system platforms. This position provides an exciting opportunity to work on the following:
- Component development across FPGA and ASIC technologies
- Implementation of algorithms in SW/HW on embedded systems
- Development, integration, and testing of custom prototypes in the lab
Basic Qualifications:
We are interested in highly motivated candidates with a wide variety of skills, insatiable curiosity, enthusiasm, and the ability and interest to dig deep on challenging technical problems. Minimum qualifications include:
- Typically requires a Bachelor’s degree and a minimum of 2 years of related experience; or an advanced degree with relevant experience who can immediately contribute at this job step; or equivalent combination of related education and work experience.
- Solid understanding of digital system design at the Boolean logic level
- Solid understanding of basic circuits and electronic principles
- Experience with programming and a working knowledge of one or more Hardware Description Languages (HDLs) such as VHDL, Verilog, or System Verilog
- Experience with FPGA or ASIC simulation, synthesis, and implementation tools
- Exposure to programming languages such as C/C++ and Python
- Familiarity with scripting languages and build tools (TCL, Python, CMake)
- Fundamental understanding of microelectronic circuits and transistors
- Experience in ASIC or FPGA EDA tools including synthesis, timing closure, place & route, and emulation techniques
- Strong oral and written communication skills
- Applicants selected for this position will be subject to a US government security investigation.
- Candidates must meet requirements to support project work on-site in our labs and classified facilities on the Bedford, MA Campus
- Must be eligible to obtain and maintain a Secret U.S Government issued Security Clearance. Per the U.S. Government’s eligibility requirements, you must be a U.S Citizen to be considered for a security clearance.
- This position requires a minimum of 4 days a week on-site at our Bedford, MA facility.
Preferred Qualifications:
- Master’s degree in electrical and/or Computer Engineering or similar field
- Exposure to cutting-edge, reconfigurable SoC platforms (e.g., AMD Xilinx MPSoC, AMD Xilinx RFSoC, AMD Xilinx Versal, Intel Agilex SoC)
- Familiarity with all phases of digital design, including architecture, implementation, verification, test, documentation, and version control
- Exposure to leading edge process nodes and foundries including GlobalFoundries, Intel, and TSMC
- Solid understanding of processor interface techniques such as memory mapped peripherals and interrupts
- Experience deploying designs on FPGA or SDR platforms, from RTL, through simulation, synthesis, lab bring-up and debug
- Basic understanding of signal processing concepts and exposure to MATLAB
- Familiarity with Artificial Intelligence (AI) and machine learning concepts
This requisition requires the candidate to have a minimum of the following clearance(s):
NoneThis requisition requires the hired candidate to have or obtain, within one year from the date of hire, the following clearance(s):
SecretSalary compensation range and midpoint:
$103,600 - $129,500 - $155,400 AnnualWork Location Type:
OnsiteIt is unlawful in Massachusetts to require or administer a lie detector test as a condition of employment or continued employment. An employer who violates this law shall be subject to criminal penalties and civil liability.
Commitment to Non-Discrimination
All qualified applicants will receive consideration for employment without regard to disability, status as a protected veteran or any other status protected by applicable federal, state, local or international law.
MITRE intends to maintain a website that is fully accessible to all individuals. If you are unable to search or apply for jobs and would like to request a reasonable accommodation for any part of MITRE’s employment process, please email [email protected] for general support and [email protected] for intern positions. This service is for individuals requiring reasonable accommodation requests. Please note that vendor solicitations will not receive a reply.
Benefits information may be found here.
Copyright © 1997-2026, The MITRE Corporation. All rights reserved. MITRE is a registered trademark of The MITRE Corporation. Material on this site may be copied and distributed with permission only.