1,971,211open jobs
116,518companies
252,502added this week
Browse all
Salary
≈ $17k – $42k per year (Estimated)
Location
In office (Taipei)
Seniority
Junior
Employment
Full-Time

First seen by Alion on Sep 29, 2026. Monolithic Power Systems scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Monolithic Power Systems is an American fabless semiconductor company that designs power management chips and modules, including DC-DC converters, motor drivers, battery management devices and power modules. Founded in 1997 and listed on Nasdaq, it serves computing and data center, automotive, industrial and communications customers, using proprietary process technology that integrates control and power stages on one chip. It hires applications engineers and interns in San Jose, Chengdu, Hangzhou and Taipei. The company is headquartered in Kirkland, Washington, United States.

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world ---come join our team and see how YOU can make a difference.

Job Description:

Digital Verification Engineer assists in the verification of digital and mixed-signal IC's utilizing leading edge technologies with industry standard ASIC tools. Products to be verified may include power management, signal management and mixed signal functions.

MPS products include: switching regulators, sensors, motor control, display drivers, audio amplifiers and power management ICs for fast-growing portable and non-portable markets such as notebooks, cell phones, telecom, digital camera, automobile and network equipment.

Essential Functions:

  • Generation of test plans based on design requirements and product datasheets of digital / mixed- signal IC.
  • Close interaction with Senior Digital and Analog Designers to develop System Level and Behavioral Models.
  • Create Digital Verification environments with UVM and SystemVerilog.
  • Write Digital and mixed-Signal testcases and assertions/checkers.
  • Analyze and debug test results, code coverage and functional coverage.
  • Document and support detailed test plans and reviews.
  • Develop Verification IPs and standard tests, environments, checkers, etc.
  • Automation and scripting.
  • Gate-Level verification.
  • Knowledge & Use of industry standard ASIC tools/flow for daily work: Digital Simulators, synthesis tools, DFT, LEC, STA, etc.
  • Good written/verbal communication skills and strong team work/collaboration.

Qualifications:

  • MS in Computer Science or Electrical Engineering with emphasis in Digital Design/VLSI coursework.
  • Has the ability to follow instructions / tasks according to design specifications/procedures.
  • Basic knowledge of ASIC development process and digital design techniques.
  • Knowledge of standard DV languages (SystemVerilog, UVM) and in behavioral/RTL coding.
  • Executing tasks that hit project milestone.
  • Knowledge/Experience with the following is a plus: a. Embedded designs and/or firmware development b. Knowledge of power management industry/applications c. I2C, I3C, SPI, USB, PMBUS d. Scripting and automation languages like TCL, Python and C/C++

Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,971,211 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Taipei
≈ $20k – $46k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Hsinchu
QA
Rest-Assured
Apply
≈ $37k – $71k per year (Estimated) • In office • Full-Time • 15+ years exp • Taipei
Apply
≈ $28k – $58k per year (Estimated) • Remote (Taiwan) • 15+ years exp • Bachelor's Degree • Taipei
C++
AI/ML
CUDA
ROCm
DevOps
Linux
Apply
≈ $19k – $44k per year (Estimated) • Remote (Taiwan) • 4+ years exp • Taipei
Design
Sketch
Apply
≈ $21k – $48k per year (Estimated) • Remote (Taiwan) • 10+ years exp • Bachelor's Degree • Taipei
Verilog
SystemVerilog
Chips/EDA
Siemens ModelSim
UVM
Xilinx Vivado
Apply
Senior Design Lead 17 days ago
≈ $28k – $63k per year (Estimated) • In office • Bengaluru
SystemVerilog
Chips/EDA
UVM
Apply
In office • Bachelor's Degree • Haifa
Verilog
SystemVerilog
Chips/EDA
UVM
QA
Rest-Assured
Apply
≈ $20k – $51k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Bengaluru
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
$100k – $150k per year • Remote (United States) • Full-Time • 6+ years exp
Python
C++
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Apply
$153k – $284k per year • In office • Secret • 13+ years exp • Bachelor's Degree • Yorba Linda
SystemVerilog
MATLAB
MATLAB
Simulink
DevOps
Linux
Chips/EDA
Ansys HFSS
Siemens ModelSim
UVM
Cadence Palladium
SpaceTech
DO-254
Apply
Layout Engineer 1 month ago
≈ $15k – $35k per year (Estimated) • In office • Full-Time • Taipei
Apply
≈ $15k – $38k per year (Estimated) • In office • Full-Time • Taipei • Hsinchu
Apply
≈ $23k – $53k per year (Estimated) • In office • Full-Time • 5+ years exp • Taipei • Hsinchu
Apply
≈ $16k – $39k per year (Estimated) • In office • Full-Time • Master's Degree • Taipei • Hsinchu
Python
Verilog
C++
Perl
DevOps
Unix
Chips/EDA
UVM
Apply
≈ $25k – $59k per year (Estimated) • In office • Full-Time • 5+ years exp • Master's Degree • Taipei
Python
C++
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
≈ $36k – $82k per year (Estimated) • In office • 5+ years exp • Master's Degree • Taipei
DevOps
HPC
Apply
≈ $10k – $18k per year (Estimated) • In office • Taipei
Apply
≈ $21k – $49k per year (Estimated) • In office • Full-Time • 7+ years exp • Master's Degree • Taipei
AI/ML
Machine Learning
DevOps
AWS
Marketing
Salesforce
Apply
≈ $32k – $77k per year (Estimated) • In office • Taipei
Python
Java
C++
AI/ML
AI Agents
LLM
DevOps
gRPC
GCP
AWS
Kubernetes
SLI/SLO/SLA
Cybersecurity
Zero Trust
Apply
≈ $7.5k – $19k per year (Estimated) • In office • 1+ year exp • Bachelor's Degree • Taipei
Apply
See all jobs
This is one of many
1,971,211 more open roles from verified company boards, updated every day.