1,826,997open jobs
105,688companies
268,348added this week
Browse all
Salary
≈ $25k – $58k per year (Estimated)
Location
In office (Taipei)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 18, 2026. First seen by Alion on Nov 6, 2025. Monolithic Power Systems scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Monolithic Power Systems is an American fabless semiconductor company that designs power management chips and modules, including DC-DC converters, motor drivers, battery management devices and power modules. Founded in 1997 and listed on Nasdaq, it serves computing and data center, automotive, industrial and communications customers, using proprietary process technology that integrates control and power stages on one chip. It hires applications engineers and interns in San Jose, Chengdu, Hangzhou and Taipei. The company is headquartered in Kirkland, Washington, United States.

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world ---come join our team and see how YOU can make a difference.

Job Description:

A Senior Digital Verification Engineer assists in the verification of digital and mixed-signal ICs utilizing leading edge technologies with industry standard ASIC tools. Products to be designed/verified may include power management, signal management and mixed signal functions.

MPS products include: switching regulators, sensors, motor control, display drivers, audio amplifiers and power management ICs for fast-growing portable and non-portable markets such as notebooks, cell phones, telecom, digital camera, automobile and network equipment.

Essential Functions:

  • Generation of verification plans based on design requirements and product datasheets of digital / mixed- signal IC’s.
  • Close interaction Digital designers and Analog Designers to develop System Level and Behavioral Models.
  • Create Digital Verification Environment with UVM and System Verilog.
  • Write Digital and Mixed-Signal testcases and assertions/checkers.
  • Analyze and debug test results, code coverage and functional coverage.
  • Document and support detailed test plans and reviews.
  • Develop Verification IPs and standard tests, environments, checkers, etc.
  • Automation and scripting.
  • Gate-Level verification.
  • Knowledge & Use of industry standard ASIC tools/flow for daily work: Digital Simulators, Coverage analysis tools, and formal verification tools.
  • Good written/verbal communication skills and strong team work/collaboration.

Qualifications:

  • MS in Electrical Engineering with 5-8 years of experience in verification of digital ASIC design.
  • Has the ability to follow instructions/tasks according to design specifications/procedures.
  • Strong knowledge of ASIC development process and digital design techniques.
  • Strong knowledge of standard DV languages (SystemVerilog, UVM) and in behavioral/RTL coding.
  • Executing tasks that hit project milestone.
  • Knowledge/Experience with the following is a plus:
    • Embedded designs and/or firmware development
    • Knowledge of power management industry/applications
    • I2C, I3C, SPI, USB,PMBUS
    • Scripting and automation languages like TCL, Python and C/C++

Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,826,997 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Taipei
≈ $20k – $45k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Taichung
Management
Agile
Apply
≈ $22k – $51k per year (Estimated) • In office • Full-Time • 3+ years exp • Sanchong
Verilog
SystemVerilog
VHDL
DevOps
Git
Chips/EDA
UVM
Apply
≈ $20k – $42k per year (Estimated) • In office • 8+ years exp • Taipei
Apply
≈ $12k – $28k per year (Estimated) • In office • 3+ years exp • Taipei
Apply
≈ $20k – $47k per year (Estimated) • In office • Full-Time • 5+ years exp • Linkou
Design
SolidWorks
Apply
≈ $75k – $132k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Ottawa
Python
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
$162k – $259k per year • In office • 10+ years exp • Bachelor's Degree • Tualatin
Python
Verilog
C++
SystemVerilog
VHDL
Perl
DevOps
Git
Windows
Chips/EDA
UVM
Apply
$130k – $207k per year • In office • 5+ years exp • Bachelor's Degree • Tualatin
Python
Verilog
C++
SystemVerilog
VHDL
Perl
DevOps
Git
Windows
Chips/EDA
UVM
Apply
$136k – $219k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Santa Clara • Austin • Durham
C++
SystemVerilog
Chips/EDA
UVM
Apply
≈ $26k – $55k per year (Estimated) • In office • 3+ years exp • Moscow
Python
C++
SystemVerilog
C++
CMake
AI/ML
AI Agents
Chips/EDA
Cadence Xcelium
Siemens QuestaSim
Siemens ModelSim
UVM
Apply
≈ $17k – $41k per year (Estimated) • In office • Full-Time • Master's Degree • Taipei
Python
C++
SystemVerilog
Chips/EDA
UVM
Apply
Layout Engineer 1 month ago
≈ $16k – $39k per year (Estimated) • In office • Full-Time • Taipei
Apply
≈ $16k – $37k per year (Estimated) • In office • Full-Time • Taipei • Hsinchu
Apply
≈ $23k – $53k per year (Estimated) • In office • Full-Time • 5+ years exp • Taipei • Hsinchu
Apply
≈ $16k – $39k per year (Estimated) • In office • Full-Time • Master's Degree • Taipei • Hsinchu
Python
Verilog
C++
Perl
DevOps
Unix
Chips/EDA
UVM
Apply
≈ $20k – $42k per year (Estimated) • In office • 8+ years exp • Taipei
Apply
≈ $12k – $28k per year (Estimated) • In office • 3+ years exp • Taipei
Apply
≈ $14k – $34k per year (Estimated) • In office • Taipei
Apply
≈ $14k – $34k per year (Estimated) • In office • Taipei
Apply
≈ $7k – $15k per year (Estimated) • In office • 3+ years exp • Taipei
Apply
See all jobs
This is one of many
1,826,997 more open roles from verified company boards, updated every day.