1,828,146open jobs
106,252companies
266,076added this week
Browse all
Salary
≈ $23k – $53k per year (Estimated)
Location
In office (Taipei, Hsinchu)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 19, 2026. First seen by Alion on Aug 31, 2026. Monolithic Power Systems scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Monolithic Power Systems is an American fabless semiconductor company that designs power management chips and modules, including DC-DC converters, motor drivers, battery management devices and power modules. Founded in 1997 and listed on Nasdaq, it serves computing and data center, automotive, industrial and communications customers, using proprietary process technology that integrates control and power stages on one chip. It hires applications engineers and interns in San Jose, Chengdu, Hangzhou and Taipei. The company is headquartered in Kirkland, Washington, United States.

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world ---come join our team and see how YOU can make a difference.

Job Description:

Layout Engineer will work directly and indirectly with Design / CAD / Layout Manager in development of Mixed-Signal and Analog Integrated Circuits. Individual will perform job professionally and independently. The following are the requirements for this job function.

Essential Functions:

  • Layout Schedule Estimation

  • Device Placement on block level according to matching requirements

  • Block implementations on Top Level

  • Signal matching / sensitive nets shielding technique

  • Pad / ESD rule and routing / connection

  • Database DRC & LVS verifications

  • Chip Tapeout in accordance with company’s Tapeout Procedure

  • Positive Attitude

Qualifications:

  • 5+ years Layout experience in Analog and/or Mixed-Signal Circuit Design

  • Ability to do chip plan, estimate die size and project schedule

  • Ability to resolve DRC & LVS data verification and tape out chip independently

  • Familiarity with fundamentals of analog processes

  • Experience with Cadence and/or VIRTUOSO tools preferable

Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,828,146 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Recommended for you based on this role

Hardware
Similar stack
Same company
Taipei
≈ $23k – $54k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Taipei
Python
Perl
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Apply
≈ $21k – $49k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • New Taipei
Python
Verilog
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
≈ $15k – $34k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Taipei
Management
Agile
Apply
≈ $44k – $92k per year (Estimated) • Hybrid • 7+ years exp • Taipei • Tai'an
AI/ML
Edge AI
Chips/EDA
Cadence Allegro
Apply
≈ $20k – $45k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Taichung
Management
Agile
Apply
≈ $17k – $41k per year (Estimated) • In office • Full-Time • Master's Degree • Taipei
Python
C++
SystemVerilog
Chips/EDA
UVM
Apply
Layout Engineer 1 month ago
≈ $16k – $39k per year (Estimated) • In office • Full-Time • Taipei
Apply
≈ $16k – $37k per year (Estimated) • In office • Full-Time • Taipei • Hsinchu
Apply
≈ $16k – $39k per year (Estimated) • In office • Full-Time • Master's Degree • Taipei • Hsinchu
Python
Verilog
C++
Perl
DevOps
Unix
Chips/EDA
UVM
Apply
≈ $25k – $58k per year (Estimated) • In office • Full-Time • 5+ years exp • Master's Degree • Taipei
Python
C++
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
≈ $23k – $54k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Taipei
Python
Perl
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Apply
≈ $14k – $33k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Taipei
C++
QA
Robot Framework
Apply
≈ $15k – $34k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Taipei
Management
Agile
Apply
≈ $44k – $92k per year (Estimated) • Hybrid • 7+ years exp • Taipei • Tai'an
AI/ML
Edge AI
Chips/EDA
Cadence Allegro
Apply
≈ $26k – $62k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Taipei
Databases
Google BigQuery
BigQuery
AI/ML
Hadoop
DevOps
GCP
Analytics
ETL/ELT
Looker
Apply
See all jobs
This is one of many
1,828,146 more open roles from verified company boards, updated every day.