Long applicationsign-up on Workday

Digital Verification Intern

Monolithic Power Systems • Master's Degree • Python • SystemVerilog • 3 months ago
Smart Apply
Similar jobs
1,269,718open jobs
73,658companies
208,609added this week
Browse all
Salary
≈ $51k – $144k per year (Estimated)
Location
In office (Barcelona)
Seniority
Intern
Employment
Internship

Confirmed on the employer's own hiring board on Oct 6, 2026. First seen by Alion on Jul 20, 2026. Monolithic Power Systems scores B on the Alion truth index.

Overview
Company
Impact
Profile match

Monolithic Power Systems

Monolithic Power Systems designs highly integrated power management semiconductors. Its modules serve computing, automotive, industrial and communications applications. Proprietary process technology lets it combine control and power stages on one chip.
monolithicpower.com • HQ: Kirkland, United States • 1001-5000 employees • Est. 1997
Tech stack of Monolithic Power Systems

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world ---come join our team and see how YOU can make a difference.

Job Description:

A Digital Verification Engineer Intern to validation, integration, simulation, debugging and verificationof digital and mixed-signal ICs utilizing leading edge technologies with industry standard ASIC tools. Products to be designed/verified may include power management, signal management and mixed signal functions.

Task:

  • Assist with the creation of Digital Verification environments with UVM and SystemVerilog.
  • Write Digital and Mixed-Signal testcases and assertions/checkers.
  • Analyze and debug test results, code coverage and functional coverage.
  • Support on Verification IPs and standard tests, environments, checkers, etc.
  • Assist with Test Plan generation based on design requirements and product datasheets of digital / mixed-signal IC’s.
  • Close interaction with Senior Digital Design, Digital Verification and Analog Design Engineers to develop System Level and Behavioral Models.
  • Automation and scripting.
  • Gate-Level verification.

Qualifications:

  • Bachelor/MS in Electrical Engineering with emphasis in Digital Design/VLSI coursework.
  • Has the ability to follow instructions/tasks according to design specifications/procedures.
  • Basic knowledge of ASIC development process and digital design techniques.
  • Good written/verbal communication skills and strong team work/collaboration.
  • Knowledge of standard DV languages (SystemVerilog, UVM) and behavioral/RTL coding.
  • Executing tasks that hit project milestone.
  • Knowledge/Experience with the following is a plus:
    • SCAN and Other DFT Techniques.
    • Knowledge of power management industry/applications.
    • I2C, I3C, SPI, USB, PMBUS.
    • Scripting and automation languages like TCL, Python and C/C+

Location

Barcelona, Spain

Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,269,718 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Barcelona
≈ $38k – $106k per year (Estimated) • In office • Internship • Madrid
Python
VHDL
DevOps
RTOS
Windows
SpaceTech
RTEMS
Apply
≈ $56k – $130k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Terrassa
Python
PowerShell
AI/ML
Red Teaming
Cybersecurity
MITRE ATT&CK
SIEM
Apply
≈ $28k – $57k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Hyderabad
SystemVerilog
Chips/EDA
UVM
Synopsys Verdi
Apply
≈ $31k – $64k per year (Estimated) • In office • 10+ years exp • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Apply
≈ $37k – $76k per year (Estimated) • In office • 6+ years exp • Bachelor's Degree • Yerevan
Apply
≈ $45k – $94k per year (Estimated) • Hybrid • Freelance • Master's Degree • Paris
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
CI/CD
Git
Chips/EDA
Siemens QuestaSim
Siemens ModelSim
UVM
Xilinx Vivado
Vitis
Apply
$173k – $243k per year • Equity • In office • Full-Time • 10+ years exp • Bachelor's Degree • Seattle • Denver
Python
Verilog
SystemVerilog
VHDL
Perl
MATLAB
MATLAB
Simulink
Chips/EDA
Siemens QuestaSim
Siemens ModelSim
UVM
Xilinx Vivado
Apply
≈ $163k – $314k per year (Estimated) • In office • Full-Time • 8+ years exp • Master's Degree • Austin
SystemVerilog
Chips/EDA
Cadence Xcelium
UVM
Formal Verification
Apply
≈ $164k – $317k per year (Estimated) • In office • Full-Time • 4+ years exp • Master's Degree • Austin
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
$37k – $58k per year • In office • Full-Time • Wrocław
Python
Verilog
SystemVerilog
VHDL
MATLAB
MATLAB
Simulink
Chips/EDA
Siemens QuestaSim
Siemens ModelSim
Xilinx Vivado
HDL Coder
Apply
≈ $47k – $132k per year (Estimated) • In office • Internship • Master's Degree • Barcelona
Python
Verilog
C++
SystemVerilog
Apply
≈ $18k – $43k per year (Estimated) • In office • Full-Time • Master's Degree • Taipei
Python
C++
SystemVerilog
Chips/EDA
UVM
Apply
Layout Engineer 1 month ago
In office • Full-Time • Taipei
Apply
≈ $16k – $39k per year (Estimated) • In office • Full-Time • Taipei • Hsinchu
Apply
≈ $24k – $56k per year (Estimated) • In office • Full-Time • 5+ years exp • Taipei • Hsinchu
Apply
≈ $17k – $42k per year (Estimated) • Remote (Poland, Romania, Spain) • Full-Time • 1+ year exp • Barcelona • Warsaw
Management
Microsoft Office
Apply
≈ $35k – $102k per year (Estimated) • Remote (Spain, Palau) • Full-Time • 5+ years exp • Barcelona
ABAP
Apply
≈ $40k – $93k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Barcelona
Apply
≈ $26k – $46k per year (Estimated) • In office • Full-Time • Barcelona
Apply
≈ $22k – $43k per year (Estimated) • In office • Bachelor's Degree • Barcelona
AI/ML
Copilot
ChatGPT
Management
Microsoft Office
Apply
See all jobs
This is one of many
1,269,718 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles