1,988,661open jobs
117,687companies
247,015added this week
Browse all
Salary
≈ $65k – $137k per year (Estimated)
Location
In office (Porto)
Seniority
Staff · 12+ years exp

Confirmed on the employer's own hiring board on Oct 26, 2026. First seen by Alion on Oct 16, 2026. Monolithic Power Systems scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Monolithic Power Systems is an American fabless semiconductor company that designs power management chips and modules, including DC-DC converters, motor drivers, battery management devices and power modules. Founded in 1997 and listed on Nasdaq, it serves computing and data center, automotive, industrial and communications customers, using proprietary process technology that integrates control and power stages on one chip. It hires applications engineers and interns in San Jose, Chengdu, Hangzhou and Taipei. The company is headquartered in Kirkland, Washington, United States.

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world ---come join our team and see how YOU can make a difference.

Job Description:

A Staff Digital Mixed-Signal Verification Engineer will lead the Mixed-Signal Design and Verification tasks, environment and developments of complex mixed-signal ICs utilizing leading edge technologies with industry standard ASIC tools. Products to be designed/verified may include power management, signal management and mixed signal functions.

MPS products include: switching regulators, sensors, motor control, display drivers, audio amplifiers and power management ICs for fast-growing portable and non-portable markets such as notebooks, cell phones, telecom, digital camera, automobile and network equipment.

Essential Functions:

  • Help and contribute with the training and mentorship of the MPS Mixed-Signal Team
  • Supervision of multiple projects to meet the different quality metrics, deliverables and the schedule
  • Analog and Mixed-Signal Verification and Validation for projects
  • Analog-Digital Interface Definition and Documentation.
  • Behavioral Modelling of Analog Blocks. Analysis to verify architectural choices and trade-offs
  • Analog and Mixed-Signal IP Definition, Development, Integration and Verification.
  • Analog and/or Digital Mixed-Signal simulations and debugging.
  • Assist the Digital Design Team with Timing, Input/Outputs and DFT Constraints.
  • Post-Silicon Validation and Characterization support.
  • Close interaction and collaboration with Analog Design, Analog Layout, Digital Design Engineers, Digital Verification and Digital Physical Engineers.

Qualifications:

  • For Staff Position: BSEE + 12 years of experience, MSEE + 8 years of experience
  • For Sr. Position: BSEE + 7 years of experience, MSEE + 5 years of experience in ASIC Mixed-Signal design.
  • Has the ability to work independently and collaborate with other teams/departments.
  • Very good leadership abilities to handle multiple projects and support other Mixed-Signal engineers.
  • Solid knowledge of the full ASIC development and Silicon fabrication process.
  • Strong background in transistor level and analog/mixed circuit design.
  • Solid Understanding of device mismatches, noise, linearity and other analog effects.
  • Solid knowledge of Layout design and best-practice techniques.
  • Strong experience with simulation tools such as spectre, hspice, or others.
  • Proficient with Cadence circuit design tools like ADE-L and ADE-XL.
  • Solid understanding and experience in running complex simulations such as Monte-Carlo, noise simulations and stability analysis.
  • Experience running DRC and LVS using Calibre, ICV, etc.
  • Experience running Verilog-AMS mixed-mode simulations.
  • Verilog, System Verilog and Verilog-A coding skills for behavioral modelling.
  • Knowledge of DFT Techniques such as SCAN, LBIST, ABIST and IDDQ.
  • Knowledge of STA and Mixed-Signal Timing and Input/Output Constraints for Syn and P&R.
  • Excellent written/verbal communication skills and strong team work/collaboration.
  • Knowledge/Experience with the following is a plus:

Automotive and ASIL Standards

Knowledge of power management industry/applications

I2C, I3C, SPI, USB, PMBUS

GitLab and Cliosoft SOS

Location:

Barcelona, Spain or Portugal

Monolithic Power Systems, Inc. (MPS) strives to build and maintain a culture of diversity, equity, and inclusion. We recognize that diverse voices and ideas make our company and our products stronger, and we believe that our employees benefit when they are immersed in an inclusive culture of teamwork, fairness, and tolerance. We are mindful that creating an inclusive workplace that supports all employees is critical to our success.

A valid disability certificate will be considered a plus as part of our commitment to workplace inclusion and diversity.

Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,988,661 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Porto
≈ $40k – $92k per year (Estimated) • In office • Full-Time • 7+ years exp • Master's Degree • Porto
Apply
≈ $39k – $89k per year (Estimated) • Hybrid • Full-Time • Bachelor's Degree • Braga
Apply
≈ $110k – $234k per year (Estimated) • In office • Master's Degree • Allerød
SpaceTech
SysML
MBSE
Apply
≈ $21k – $47k per year (Estimated) • Remote (Ukraine) • Full-Time • 4+ years exp • Bachelor's Degree
Python
SystemVerilog
Chips/EDA
Synopsys VCS
Xilinx Vivado
Apply
$24k – $50k per year • In office • Vilnius
DevOps
Linux
TCP/IP
VLAN
Apply
$133k – $215k per year • Equity • In office • 5+ years exp • PhD • Santa Cruz
Python
Verilog
C++
SystemVerilog
VHDL
MATLAB
MATLAB
Simulink
DevOps
Linux
Chips/EDA
Xilinx Vivado
Formal Verification
SpaceTech
DO-254
Apply
Lead RTL Engineer 2 days ago
≈ $28k – $65k per year (Estimated) • In office • 8+ years exp • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Xilinx Vivado
Formal Verification
Apply
$142k – $235k per year • Remote (likely United States) • Full-Time
Python
C++
MedTech
Verification & Validation
Apply
≈ $40k – $77k per year (Estimated) • In office • 14+ years exp • Bengaluru
SystemVerilog
VHDL
DevOps
Linux
Chips/EDA
UVM
Xilinx Vivado
Cadence Sigrity
PetaLinux
HyperLynx
SpaceTech
ECSS
Apply
≈ $18k – $46k per year (Estimated) • In office • Full-Time • 5+ years exp • Bengaluru
Python
C
C++
C
Embedded C
DevOps
RTOS
Chips/EDA
OpenOCD
IoT
FreeRTOS
MedTech
Verification & Validation
Apply
≈ $19k – $44k per year (Estimated) • In office • Full-Time • Master's Degree • Taipei
Python
C++
SystemVerilog
Chips/EDA
UVM
Apply
Layout Engineer 1 month ago
≈ $15k – $36k per year (Estimated) • In office • Full-Time • Taipei
Apply
≈ $17k – $40k per year (Estimated) • In office • Full-Time • Taipei • Hsinchu
Apply
≈ $25k – $56k per year (Estimated) • In office • Full-Time • 5+ years exp • Taipei • Hsinchu
Apply
Layout Engineer 2 months ago
$70k – $110k per year • In office • Full-Time • 1+ year exp • Bachelor's Degree • Kirkland
DevOps
Unix
Apply
≈ $40k – $92k per year (Estimated) • In office • Full-Time • 7+ years exp • Master's Degree • Porto
Apply
≈ $21k – $50k per year (Estimated) • In office • 5+ years exp • Porto
Apply
$30k – $39k per year • In office • Full-Time • Bachelor's Degree • Porto
Chips/EDA
Statistical Process Control
Design
AutoCAD
Management
Kanban
SpaceTech
FMEA
Life Sciences
Design of Experiments
Apply
≈ $14k – $27k per year (Estimated) • In office • Internship • Porto
Design
Canva
Apply
≈ $33k – $73k per year (Estimated) • Hybrid • 5+ years exp • Porto
DevOps
Red Hat
OpenShift
CI/CD
Linux
Apply
See all jobs
This is one of many
1,988,661 more open roles from verified company boards, updated every day.