368,634open jobs
9,437companies
50,578added this week
Browse all
Salary
$36k – $50k per year
Location
In office (Catania)
Seniority
Junior · 2+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
NXP Semiconductors is a Dutch semiconductor manufacturer headquartered in Eindhoven and founded in 2006 as a spin-off from Philips. The company designs and produces a wide range of products including microcontrollers, application processors, communication processors, analog and power management devices, and connectivity solutions. It operates globally with manufacturing facilities and research centers across Europe, Asia, and the Americas, primarily serving the automotive, industrial, IoT, and mobile markets.

As a Design Verification Engineer at NXP Semiconductors, you will play a crucial role in ensuring the functional correctness and quality of our cutting-edge semiconductor designs. You will be responsible for developing and executing comprehensive verification plans to validate complex digital circuits, contributing to the delivery of robust and reliable products.

Your Job Responsibilities

* Develop and implement efficient and comprehensive verification environments and test benches using industry-standard methodologies (e.g., UVM, SystemVerilog).

* Create detailed verification plans based on design specifications, identifying key functionalities and potential corner cases.

* Develop, execute, and debug test cases to thoroughly verify the design against its specifications.

* Analyze simulation results, identify discrepancies, and work closely with design engineers to resolve issues.

* Develop and maintain verification collateral, including assertions, functional coverage models, and verification scripts.

* Participate in verification reviews, contributing to the improvement of verification methodologies and processes.

* Collaborate with design, architecture, and software teams throughout the product development lifecycle.

* Contribute to the continuous improvement of verification flows and tools.

* Document verification strategies, test plans, and results effectively.

Your Profile

* Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.

* Proven experience (typically 2+ years) in digital IC design verification.

* Strong proficiency in SystemVerilog and UVM (Universal Verification Methodology).

* Experience with industry-standard simulation tools (e.g., Questa, VCS, Xcelium).

* Solid understanding of digital design principles and architectures.

* Experience with scripting languages such as Python, Perl, or Tcl.

* Familiarity with functional coverage driven verification and assertion-based verification.

* Excellent problem-solving skills and attention to detail.

* Strong communication and interpersonal skills, with the ability to work effectively in a team environment.

* Fluency in English, both written and spoken.

-----------

NXP is committed to equal pay for equal work and work of equal value and applies fair, consistent and transparent remuneration practices.

As of the date of this posting, the estimated gross annual base salary range for this position in Italy is between 31,200 € and 43,000 € annually. This range is intended as a guideline. Actual compensation may vary based on qualifications, experience, skills, and specific business or organizational needs. This position falls under the applicable National Collective Labour Agreement (Metalmeccanica Industria). Where relevant, the total compensation package may also include additional elements such as annual incentive opportunities and/or equity, along with a competitive benefits package.

More information about NXP in Italy...

-----------

#LI-6710
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,634 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Catania
$100k – $500k per year • In office • Full-Time • 1+ year exp • Fort Collins
C++
Python
SystemVerilog
Cython
C++
CMake
Cython
PyBind11
AI/ML
ChatGPT
Claude
Copilot
Edge AI
Chips/EDA
Synopsys ZeBu
Apply
$17k – $20k per year (net) • In office • Full-Time • Krasnoyarsk
C#
Python
DevOps
Docker
Git
Zabbix
GitHub
Apply
Remote/Hybrid • 7+ years exp • Bachelor's Degree
C#
JavaScript
Python
SQL
TypeScript
C#
ASP.NET Core
Blazor
Dapper
Databases
Oracle
Frontend
Angular
Bootstrap
JQuery
Vue.js
DevOps
AWS
Azure
Azure DevOps
CI/CD
Git
Apply
$26k – $90k per year (Estimated) • Remote/Hybrid • 2+ years exp • Madrid
Python
Python
Celery
Django
Databases
Apache Kafka
MySQL
PostgreSQL
RabbitMQ
Redis
Apply
$54k – $124k per year (Estimated) • Remote/Hybrid • 5+ years exp • Madrid
Python
Python
Celery
Django
Databases
Apache Kafka
MySQL
PostgreSQL
RabbitMQ
Redis
Apply
Remote/Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • Bucharest
C++
Python
C++
LLVM
PyTorch C++
TensorFlow C++
AI/ML
ONNX
PyTorch
TensorFlow
TensorRT
Edge AI
Apply
$54k – $128k per year (Estimated) • In office • Full-Time • 12+ years exp • Master's Degree • Caen • Eindhoven
C++
MATLAB
Python
Apply
$37k – $76k per year (Estimated) • In office • Full-Time • 8+ years exp • Pune
Perl
Python
SystemVerilog
Verilog
AI/ML
AI Agents
Apply
$37k – $77k per year (Estimated) • In office • Full-Time • 12+ years exp • Master's Degree • Pune
C++
Python
AI/ML
Anomaly Detection
AI Agents
DevOps
CI/CD
Apply
$80k – $192k per year (Estimated) • In office • Full-Time • 7+ years exp • PhD • Hamburg
AI/ML
Edge AI
Apply
$71k – $98k per year • In office • Full-Time • 10+ years exp • Catania
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
$44k – $61k per year • In office • Full-Time • Master's Degree • Catania
Perl
Python
SystemVerilog
Verilog
Chips/EDA
Formal Verification
Apply
$59k – $81k per year • In office • Full-Time • 5+ years exp • Master's Degree • Catania
Perl
Python
SystemVerilog
Chips/EDA
Cadence Xcelium
UVM
Apply
$44k – $61k per year • In office • Full-Time • Bachelor's Degree • Catania
SystemVerilog
Verilog
Chips/EDA
Formal Verification
UVM
Apply
$44k – $61k per year • In office • Full-Time • 2+ years exp • Master's Degree • Catania
Perl
Python
SystemVerilog
Chips/EDA
Cadence Xcelium
UVM
Apply
See all jobs
This is one of many
368,634 more open roles from verified company boards, updated every day.