368,634open jobs
9,437companies
50,578added this week
Browse all
Salary
$121k – $264k per year (Estimated)
Location
In office (Austin)
Seniority
Principal · 5+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
NXP Semiconductors is a Dutch semiconductor manufacturer headquartered in Eindhoven and founded in 2006 as a spin-off from Philips. The company designs and produces a wide range of products including microcontrollers, application processors, communication processors, analog and power management devices, and connectivity solutions. It operates globally with manufacturing facilities and research centers across Europe, Asia, and the Americas, primarily serving the automotive, industrial, IoT, and mobile markets.

DFT Engineer

You will join a team working on leading-edge projects inthe Business Unit (BU) MCU & MPU Engineering & Design Enablement(MMEDE).MMEDE BU brings the technology and ecosystem relationships for next gen automotive Processing, Edge Processing & Radar Processing products.

Your Responsibilities:

  • Handling RTL Design for DFT related changes in both Subsystem level & Top level Designs.

  • Inserting of MBIST RTL for memories & Verifying them.

  • Analyzing Scan DRCs & fixing them in RTL.

  • Analyzing ATPG reports on coverage & devise mechanism to improve coverage & generating patterns for ATE.

  • Inserting of TAP, IOs, Test Pinmux using NXP DFT flows.

  • Power Aware RTL/ GLS simulation bringup & taking care of the regression suite for both Non-ATPG & ATPG simulations.

  • Bringing up Patterns on Wafer probe & on Final Test by working closely with Product & Test teams.

Your Profile:

  • DFT engineer with 5+ years ofexperience in DFT implementation and verification of scan architectures, JTAG, memory BIST, ATPG.

  • Self-driven, results-oriented with a positive outlook, and a clear focus on high quality deliverables.

  • Empathic communicator, able to see things from the other person's point of view.

  • Should be willing to take up new challenges in the project and be a team player.

  • The engineer should be well versed in Digital Design Concept, preferably having subject knowledge on Verilog/VHDL RTL coding.

  • The candidate should preferably have experience in any one of the following areas.

    • Scan insertion, JTAG, ATPG DRC and coverage analysis, Simulation debug with timing/SDF.

    • Able to debug and root cause problems in simulation failures.

More information about NXP in the United States...

NXP is an Equal Opportunity/AffirmativeAction Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

#LI-6692
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,634 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Austin
$22k – $52k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Moscow
Verilog
VHDL
Chips/EDA
Altium Designer
Apply
$87k – $157k per year • In office • Full-Time • 2+ years exp • Bachelor's Degree • Huntsville
C++
MATLAB
Verilog
VHDL
AI/ML
CUDA
CUDA Toolkit
DevOps
CI/CD
Apply
FPGA Engineer 3 days ago
$54k – $149k per year (Estimated) • In office • Full-Time • Bristol
Verilog
VHDL
Chips/EDA
Siemens ModelSim
Siemens QuestaSim
Apply
$55k – $153k per year (Estimated) • In office • Full-Time • Bristol
SystemVerilog
Verilog
VHDL
Chips/EDA
UVM
Apply
$61k – $147k per year (Estimated) • In office • Full-Time • Oberkochen
C++
Verilog
VHDL
DevOps
CI/CD
Chips/EDA
Xilinx Vivado
Apply
Remote/Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • Bucharest
C++
Python
C++
LLVM
PyTorch C++
TensorFlow C++
AI/ML
ONNX
PyTorch
TensorFlow
TensorRT
Edge AI
Apply
$54k – $128k per year (Estimated) • In office • Full-Time • 12+ years exp • Master's Degree • Caen • Eindhoven
C++
MATLAB
Python
Apply
$37k – $76k per year (Estimated) • In office • Full-Time • 8+ years exp • Pune
Perl
Python
SystemVerilog
Verilog
AI/ML
AI Agents
Apply
$37k – $77k per year (Estimated) • In office • Full-Time • 12+ years exp • Master's Degree • Pune
C++
Python
AI/ML
Anomaly Detection
AI Agents
DevOps
CI/CD
Apply
$80k – $192k per year (Estimated) • In office • Full-Time • 7+ years exp • PhD • Hamburg
AI/ML
Edge AI
Apply
RTL Design Engineer 1 hour ago
$87k – $168k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Austin • Phoenix • Hillsboro
Assembly
Perl
Python
SystemVerilog
Verilog
VHDL
Chips/EDA
Synopsys Design Compiler
Apply
$160k – $283k per year • Equity • In office • 5+ years exp • Austin
AI/ML
AI Agents
Apply
Sr. Product Engineer 2 hours ago
$130k – $222k per year (Estimated) • Remote • Full-Time • 12+ years exp • Bachelor's Degree • Austin
Apply
$120k – $165k per year • Equity • In office • Full-Time • Austin
Apply
$63k – $86k per year • Equity • In office • Full-Time • Bachelor's Degree • Austin
Python
SQL
Databases
Databricks
Analytics
Tableau
Apply
See all jobs
This is one of many
368,634 more open roles from verified company boards, updated every day.