2,063,728open jobs
121,816companies
239,486added this week
Browse all
Salary
≈ $77k – $174k per year (Estimated)
Location
In office (Catania)
Seniority
Principal · 10+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 30, 2026. First seen by Alion on Oct 26, 2026. NXP Semiconductors scores B on the Alion truth index.

Overview
Company
Impact
Profile match
NXP Semiconductors is a Dutch chipmaker established in 2006 when Philips spun out its semiconductor division, and it concentrates on embedded processing rather than general purpose computing. Its largest market is automotive, where it supplies radar sensors, vehicle networking, battery management and the secure processors behind keyless entry and digital car keys, alongside industrial and internet of things microcontrollers, mobile secure elements and communications infrastructure silicon. Headquartered in Eindhoven and listed on Nasdaq, it is one of the leading suppliers of near field communication and automotive processing chips in the world.

NXP’s Industrial & IoT Edge solutions range from the smallest MCUs to very high-performance processors to provide real-time insights and efficient automation when performance matters most. NXP’s advanced portfolio of edge processing solutions lets developers explore their most innovative ideas with confidence, enabling applications across the autonomous home, industrial automation, and personal electronics.

NXP is building new teams in Catania to create high impact micro-controllers (MCU) as part of NXP’s intelligent AI at the Edge. This team will include a wide range of engineering talent from analog to SOC digital design. Full product development local will product world class products at a world class pace.

This team will include all key engineering disciplines in Analog and Digital Design, Architecture definition, Verification, DfT and Physical Design to produce high performance and quality products.

Working in a fast-paced environment, we are looking for an outstanding digital design lead for our MCU SOC R&D team.

Your Responsibilities.

  • Lead and execute the full digital IC design flow for complex System-on-Chip (SOC), including specification definition, architectural design, RTL coding (Verilog/SystemVerilog), synthesis, static timing analysis (STA), formal verification, and power analysis. Contribute to design for testability (DFT) implementation and verification.
  • Collaborate closely with analog, mixed-signal, and software teams to define interfaces, optimize system performance and ensure seamless integration.
  • Develop and implement innovative digital architectures and design methodologies to meet challenging performance, power, and area targets.
  • Perform comprehensive design verification using simulation tools, formal verification techniques, and hardware emulation.
  • Participate in post-silicon validation and debug activities, identifying and resolving issues to ensure product quality.
  • Mentor junior engineers, provide technical guidance, and contribute to continuous improvement of design processes and methodologies.
  • Generate detailed design documentation, including specifications, test plans, and design reviews.
  • Stay abreast of industry trends, emerging technologies, and best practices in digital IC design methodology shared in the team.

Your Profile.

  • Bachelor’s or Master's degree in Electrical Engineering, Electronics Engineering, or related field.
  • Minimum of 10+ years of experience in digital IC design, with a strong portfolio of successfully completed projects.
  • Expertise in Verilog/SystemVerilog for RTL design and verification.
  • Proven experience with industry-standard EDA tools for synthesis, STA (e.g., Synopsys Design Compiler, Cadence Genus, Primetime), formal verification (e.g., Synopsys Formality), and simulation (e.g., VCS, QuestaSim).
  • Strong understanding of digital design principles, clock domain crossing (CDC) issues, power integrity, and low-power design techniques.
  • Experience with scripting languages (e.g., Python, Perl, Tcl) for automation and design flow optimization.
  • Familiarity with mixed-signal integration challenges and verification methodologies.
  • Excellent problem-solving, analytical, and debugging skills.
  • Strong communication and interpersonal skills, with the ability to work effectively in a collaborative team environment.
  • Ability to take initiative, work independently, and lead technical discussions.

-----------

NXP is committed to equal pay for equal work and work of equal value and applies fair, consistent and transparent remuneration practices.

As of the date of this posting, the estimated gross annual base salary range for this position in Italy is between 61,000 € and 83,900 € annually. This range is intended as a guideline. Actual compensation may vary based on qualifications, experience, skills, and specific business or organizational needs. This position falls under the applicable National Collective Labour Agreement (Metalmeccanica Industria). Where relevant, the total compensation package may also include additional elements such as annual incentive opportunities and/or equity, along with a competitive benefits package.

More information about NXP in Italy...

-----------

#LI-6710
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,063,728 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Catania
$50k – $67k per year · Hybrid · Full-Time · 2+ years exp · Master's Degree · San Mauro Torinese
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
Git
Chips/EDA
UVM
Management
Jira
Apply
≈ $28k – $55k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Brescia
MedTech
Verification & Validation
Apply
≈ $104k – $194k per year (Estimated) · In office · Bachelor's Degree · Plano
Management
Agile
Scrum
Apply
≈ $24k – $52k per year (Estimated) · In office · Full-Time · 10+ years exp · Bachelor's Degree · George Town
Verilog
C++
VHDL
Cybersecurity
PKI
Apply
≈ $19k – $43k per year (Estimated) · In office · Full-Time · 5+ years exp · Bachelor's Degree · George Town
Verilog
C++
VHDL
Cybersecurity
PKI
Apply
≈ $13k – $36k per year (Estimated) · Hybrid · Full-Time · 4+ years exp · Bachelor's Degree · Bengaluru
Python
Java
SQL
Java
Apache Tomcat
Databases
PostgreSQL
Redis
Cassandra
Couchbase
OpenSearch
AI/ML
Airflow
Model Context Protocol
AI Agents
LLM
DevOps
Terraform
Ansible
GitHub Actions
CloudFormation
PagerDuty
Prometheus
CI/CD
ArgoCD
Jenkins
AWS
Kubernetes
Nginx
Grafana
Configuration Management
Self-Healing
Amazon EKS
GitHub
Amazon CloudWatch
AWS Step Functions
Linux
TCP/IP
DNS
Apache HTTP Server
Cybersecurity
Zero Trust
DLP
Cryptography
Vault
Apply
≈ $28k – $65k per year (Estimated) · Hybrid · Moscow
Python
SQL
Analytics
ETL/ELT
Apply
ML-инженер 2 days ago
$21k – $23k per year · Remote (likely EAEU) · Moscow
Python
Databases
PostgreSQL
AI/ML
LangGraph
LangChain
Qwen
DeepSeek
LlamaIndex
LoRA
Model Context Protocol
Fine-tuning
Embeddings
Prompt Engineering
Function Calling
AI Agents
PEFT
Llama
GigaChat
LLM
RAG
Structured Outputs
Agentic Workflows
DevOps
Rest API
OpenShift
CI/CD
Git
Docker
Kubernetes
Apply
In office · Internship · Paris
Python
Visual Basic
Apply
≈ $23k – $45k per year (Estimated) · In office · Internship · Paris
Python
Apply
Senior DFT Designer 3 days ago
≈ $20k – $54k per year (Estimated) · In office · Full-Time · Master's Degree · Bengaluru
Verilog
SystemVerilog
VHDL
Apply
≈ $47k – $113k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Nijmegen
Apply
≈ $67k – $154k per year (Estimated) · In office · Full-Time · 3+ years exp · Bachelor's Degree · Gratkorn
C++
Cybersecurity
CVE
CWE
CVSS
Apply
$51k – $71k per year · In office · Full-Time · Bachelor's Degree · Kanata
Verilog
DevOps
TCP/IP
Apply
In office · Internship · Master's Degree · Irvine
Python
C++
MATLAB
AI/ML
Machine Learning
Apply
$34k – $45k per year · In office · Bachelor's Degree · Catania
AI/ML
DALL-E
Apply
≈ $57k – $103k per year (Estimated) · In office · Full-Time · 5+ years exp · Caen · Catania · Sophia Antipolis
Apply
≈ $38k – $78k per year (Estimated) · In office · Full-Time · Catania
Python
C++
Apply
≈ $31k – $75k per year (Estimated) · Remote (Italy) · Freelance · Bari · Bologna · Catania
Apply
$36k per year · In office · Bachelor's Degree · Catania
Apply
See all jobs
This is one of many
2,063,728 more open roles from verified company boards, updated every day.