Salary
≈ $48k – $115k per year (Estimated)
Location
In office (Toulouse)
Seniority
Senior · 8+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
NXP Semiconductors is a Dutch semiconductor manufacturer headquartered in Eindhoven and founded in 2006 as a spin-off from Philips. The company designs and produces a wide range of products including microcontrollers, application processors, communication processors, analog and power management devices, and connectivity solutions. It operates globally with manufacturing facilities and research centers across Europe, Asia, and the Americas, primarily serving the automotive, industrial, IoT, and mobile markets.
Job Summary
NXP Semiconductors France SAS is seeking a highly skilled and experienced Senior Analog Designer to contribute to the design and development of innovative analog circuits for our next-generation semiconductor products. This role involves leading complex analog design projects from concept to silicon.
Job Responsibilities
- Lead the architectural definition, design, simulation, and verification of complex analog and mixed-signal circuits, including but not limited to ADCs, DACs, amplifiers, voltage regulators, and PLLs.
- Perform detailed transistor-level design, layout supervision, and post-layout verification to ensure circuit performance, power, and area targets are met.
- Collaborate with system architects, digital design engineers, layout engineers, and test engineers to ensure seamless integration and successful product delivery.
- Conduct thorough design reviews, participate in root cause analysis for silicon issues, and contribute to continuous improvement of design methodologies.
- Mentor junior analog designers and contribute to the technical growth of the team.
- Stay abreast of industry trends, new technologies, and design tools to enhance design efficiency and product competitiveness.
- Prepare comprehensive design documentation, including specifications, test plans, and characterization reports.
Job Qualifications
- Master's degree or Ph.D. in Electrical Engineering or a related field.
- Minimum of 8 years of experience in analog IC design, with a strong portfolio of successful tape-outs in advanced CMOS processes.
- Expertise in the design of various analog building blocks, such as op-amps, bandgap references, LDOs, oscillators, and data converters.
- Proficiency with industry-standard EDA tools (e.g., Cadence Virtuoso, Spectre, Hspice, AMS simulation).
- Solid understanding of semiconductor device physics and process variations.
- Experience with layout considerations and supervision.
- Strong analytical, problem-solving, and debugging skills.
- Excellent communication and interpersonal skills, with the ability to work effectively in a collaborative team environment.
- Fluency in English is required; French language skills are a plus.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
375,093 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Similar stack
Same company
Toulouse
Analog Design Engineer
9 hours ago
≈ $41k – $98k per year (Estimated) • In office • Full-Time • 3+ years exp • Master's Degree • Toulouse
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Apply
Senior Standard Cell Library Engineer
1 day ago
≈ $119k – $236k per year (Estimated) • Remote/Hybrid • Full-Time • 2+ years exp • Bachelor's Degree • Santa Clara • Folsom
Python
Chips/EDA
Cadence Innovus
Cadence Pegasus
Cadence Tempus
Cadence Virtuoso
Siemens Calibre
Synopsys Custom Compiler
Synopsys Fusion Compiler
Synopsys HSPICE
Synopsys PrimeTime
Synopsys StarRC
Apply
Principal SI/PI Engineer - 18231
2 days ago
$165k – $247k per year • In office • 12+ years exp • PhD • Austin
MATLAB
Python
Chips/EDA
Ansys HFSS
Ansys SIwave
Keysight ADS
Synopsys HSPICE
Apply
IO and Mixed Signal Layout Design Engineer
2 days ago
≈ $22k – $53k per year (Estimated) • In office • Full-Time • 3+ years exp • Bengaluru
Chips/EDA
Cadence Virtuoso
Apply
I/O Design Engineer
2 days ago
≈ $81k – $194k per year (Estimated) • In office • Full-Time • 6+ years exp • Master's Degree • Singapore
Verilog
AI/ML
Edge AI
Chips/EDA
Cadence Virtuoso
Apply
Principal Digital Verification Engineer (mfd)
9 hours ago
≈ $53k – $142k per year (Estimated) • In office • Full-Time • 8+ years exp • PhD • Gratkorn
Python
SystemVerilog
Verilog
VHDL
Chips/EDA
Formal Verification
UVM
Apply
NFC/UWB System Validation Engineer (m/f/d)
9 hours ago
≈ $32k – $94k per year (Estimated) • In office • Full-Time • 3+ years exp • Master's Degree • Gratkorn
Python
Apply
Analog Design Engineer
9 hours ago
≈ $41k – $98k per year (Estimated) • In office • Full-Time • 3+ years exp • Master's Degree • Toulouse
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Apply
≈ $38k – $86k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Gratkorn
C++
Python
Rust
Chips/EDA
OpenOCD
Apply
Senior Product/Test Engineer
1 day ago
In office • Full-Time • 10+ years exp • Master's Degree • Tianjin
C++
Perl
Python
Chips/EDA
Synopsys TestMAX
Tessent
Apply
≈ $34k – $72k per year (Estimated) • In office • Contractor • Toulouse
DevOps
Amazon EC2
Amazon EKS
AWS
AWS Lambda
Azure
CI/CD
CloudFormation
GitLab CI
Terraform
Kubernetes
Amazon ECS
Amazon S3
GitLab
IAM
Apply
#LevelUp - Développeur .Net / C# (F/H)
2 days ago
≈ $18k – $64k per year (Estimated) • In office • Full-Time • 2+ years exp • Toulouse
C#
SQL
C#
.NET
Entity Framework Core
Databases
Azure SQL Database
DevOps
Azure
Azure DevOps
CI/CD
Docker
Apply
≈ $42k – $81k per year (Estimated) • Equity • In office • Full-Time • Toulouse
C++
Python
DevOps
CI/CD
Docker
Git
Apply
Flight Test Mean Architect (f/m)
5 days ago
≈ $51k – $111k per year (Estimated) • Equity • In office • Full-Time • Toulouse
Apply
SAP BI HANA Technology expert h/f
6 days ago
≈ $35k – $86k per year (Estimated) • In office • Full-Time • 5+ years exp • Toulouse
ABAP
Apply
This is one of many
375,093 more open roles from verified company boards, updated every day.

