2,143,967open jobs
137,875companies
242,099added this week
Browse all
Salary
$287k – $485k per year
Location
Hybrid (San Francisco, United States)
Visa
H-1B filings in 12 months: 262 · for this role: 15 · green card filings: 3
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 10, 2026. First seen by Alion on Nov 10, 2026. OpenAI scores B on the Alion truth index.

Overview
Company
Impact
Profile match
OpenAI is an American artificial intelligence research and deployment company founded in 2015 with the mission of ensuring that artificial general intelligence benefits all of humanity. It develops the GPT family of large language models and turns them into consumer and developer products, including the ChatGPT assistant, the Sora video model, the Codex coding agent and a commercial API used by millions of developers. Structured as a public benefit corporation controlled by a non-profit foundation, the company is backed by Microsoft and SoftBank and operates from San Francisco.

About the Team

OpenAI’s Hardware organization develops AI-native silicon and system-level solutions for the unique demands of advanced AI workloads. The team is developing future generations of AI-native silicon and tightly integrated systems to power the next generation of frontier models. By co-designing chips, systems, tools, and methodologies, the team helps deliver faster, more efficient, and production-ready hardware for OpenAI’s supercomputing platform.

About the Role

We’re looking for an RTL Design Engineer to help design and develop next-generation AI accelerator silicon. In this role, you'll work across architecture, microarchitecture, and RTL implementation, translating complex system and performance requirements into efficient, scalable hardware designs.

You'll collaborate closely with silicon architects, hardware and software engineers, verification, and physical design teams to co-design hardware solutions optimized for demanding AI workloads. This is a hands-on engineering role with opportunities to influence architectural decisions, drive microarchitecture development, and own RTL design from early concept through implementation and integration.

We're particularly interested in engineers with experience in Network-on-Chip (NoC), networking, interconnect architectures, or high-performance data movement, though the role encompasses broader RTL design and hardware co-design challenges.

In this role, you will:

  • Design and implement high-performance RTL for next-generation AI accelerator silicon, from microarchitecture definition through implementation and integration.

  • Collaborate with architecture and software teams to translate system-level requirements into efficient hardware microarchitectures.

  • Drive hardware/software co-design efforts to optimize performance, power, area, and scalability for AI workloads.

  • Develop and optimize RTL for complex datapaths, control logic, interconnects, and other critical silicon subsystems.

  • Evaluate architectural and microarchitectural tradeoffs across bandwidth, latency, throughput, and resource utilization.

  • Partner with design verification and formal verification teams to ensure functional correctness, develop verification strategies, and debug complex design issues.

  • Work closely with physical design teams to optimize RTL for synthesis, timing closure, power, and area.

  • Contribute to architecture reviews, design specifications, and cross-functional discussions to influence future silicon designs.

  • Support block-level and SoC-level integration, debugging, and performance optimization.

You might thrive in this role if you:

  • Have strong hands-on experience with ASIC RTL design and microarchitecture development using SystemVerilog or Verilog.

  • Have experience designing and implementing complex digital hardware blocks, from architecture and specification through RTL development and verification.

  • Understand hardware architecture and microarchitecture tradeoffs, including performance, power, area, latency, and throughput.

  • Have experience collaborating across architecture, software, verification, and physical design teams to develop optimized hardware solutions.

  • Can reason about complex hardware systems, identify performance bottlenecks, and translate architectural requirements into efficient RTL implementations.

  • Have experience with synthesis, timing closure, and physical implementation considerations.

  • Enjoy working on ambiguous, technically challenging problems and taking ownership of designs from concept through integration.

  • Bring experience with Network-on-Chip (NoC), networking, interconnect fabrics, packet-based architectures, or high-bandwidth data movement systems.

  • Experience with AI accelerators, high-performance computing, or hardware/software co-design is a plus.

To comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations.

About OpenAI

OpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of the capabilities of AI systems and seek to safely deploy them to the world through our products. AI is an extremely powerful tool that must be created with safety and human needs at its core, and to achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity.

We are an equal opportunity employer, and we do not discriminate on the basis of race, religion, color, national origin, sex, sexual orientation, age, veteran status, disability, genetic information, or other applicable legally protected characteristic.

For additional information, please see OpenAI’s Affirmative Action and Equal Employment Opportunity Policy Statement.

Background checks for applicants will be administered in accordance with applicable law, and qualified applicants with arrest or conviction records will be considered for employment consistent with those laws, including the San Francisco Fair Chance Ordinance, the Los Angeles County Fair Chance Ordinance for Employers, and the California Fair Chance Act, for US-based candidates. For unincorporated Los Angeles County workers: we reasonably believe that criminal history may have a direct, adverse and negative relationship with the following job duties, potentially resulting in the withdrawal of a conditional offer of employment: protect computer hardware entrusted to you from theft, loss or damage; return all computer hardware in your possession (including the data contained therein) upon termination of employment or end of assignment; and maintain the confidentiality of proprietary, confidential, and non-public information. In addition, job duties require access to secure and protected information technology systems and related data security obligations.

To notify OpenAI that you believe this job posting is non-compliant, please submit a report through this form. No response will be provided to inquiries unrelated to job posting compliance.

We are committed to providing reasonable accommodations to applicants with disabilities, and requests can be made via this link.

OpenAI Global Applicant Privacy Policy

At OpenAI, we believe artificial intelligence has the potential to help people solve immense global challenges, and we want the upside of AI to be widely shared. Join us in shaping the future of technology.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,143,967 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Francisco
$184k – $276k per year · In office · Top Secret · Full-Time · 14+ years exp · Bachelor's Degree · Baltimore
Python
C
C++
VHDL
Bash
MATLAB
C
GCC
AI/ML
CUDA
DevOps
HPC
Windows
Life Sciences
Design of Experiments
MedTech
Verification & Validation
Apply
$71k – $130k per year · In office · Bachelor's Degree · Clifton
Python
VHDL
MATLAB
DevOps
Windows
Apply
$91k – $232k per year · Equity · In office · Full-Time · 12+ years exp · Bachelor's Degree · Roseville
Apply
Hardware Engineer 6 hours ago
In office · Full-Time · 3+ years exp · Bachelor's Degree · New York
Python
Chips/EDA
KiCad
Ansys HFSS
Ansys SIwave
Apply
$175k – $250k per year · In office · Full-Time · 6+ years exp · San Francisco
Python
C++
AI/ML
Red Teaming
DevOps
Terraform
Ansible
CI/CD
QEMU
IAM
Linux
Cybersecurity
Least Privilege
Threat Modeling
Defense
CMMC
Apply
Hardware Engineer 1 day ago
$100k – $170k per year · In office · Full-Time · 3+ years exp · San Francisco
DevOps
Linux
Apply
≈ $85k – $168k per year (Estimated) · Equity · Hybrid · Full-Time · 10+ years exp · San Francisco
Python
SQL
Python
pySpark
Databases
Snowflake
Amazon Redshift
AI/ML
Spark
DevOps
AWS
AWS Lambda
Amazon S3
Analytics
ETL/ELT
QA
Rest-Assured
Apply
$150k – $301k per year · Hybrid · Full-Time · Bachelor's Degree · Chicago · Fort Lauderdale · Washington · San Francisco · Houston
Analytics
Microsoft Excel
Apply
$32k – $54k per year · In office · Full-Time · 2+ years exp · High School Diploma · San Francisco
Management
ServiceNow
Apply
$168k – $180k per year · In office · Full-Time · Bachelor's Degree · San Francisco
Apply
See all jobs
This is one of many
2,143,967 more open roles from verified company boards, updated every day.