2,079,291open jobs
123,194companies
243,464added this week
Browse all
Salary
≈ $73k – $144k per year (Estimated)
Location
In office (Singapore)
Seniority
Staff · 8+ years exp

Confirmed on the employer's own hiring board on Oct 30, 2026. First seen by Alion on Oct 14, 2026.

Overview
Company
Impact
Profile match
OmniVision is a fabless semiconductor company headquartered in Santa Clara, California, developing CMOS image sensors, analog and mixed-signal products, display driver solutions and related imaging technology for smartphones, automotive, medical, security and other applications. Founded in 1995 and owned since 2019 by China's Will Semiconductor, it runs design, test and support centres across Asia, Europe and the United States, including Yokohama, Singapore, Oslo, Munich and Mechelen. It hires analog, digital, pixel, NPU and mixed-signal design engineers, process integration, characterization, product and test engineers, functional safety and quality specialists and IT and security staff.

Description

Responsibilities:

  • Develop design requirements for an NPU based on system level specifications.
  • Being part of modelling the performance of the NPU module and its data transaction throughput.
  • Microarchitecture design and RTL coding using Verilog / System Verilog HDL for various sub-blocks of the NPU.
  • Understanding the mathematics of different convolution operators including different arithmetic formats (fixed point and floating point)
  • Estimate, measure and optimize PPA (Performance / Power / Area) to meet key objectives and results.
  • Optimizing micro-architecture design for low power and area is required.
  • Work closely with verification engineers to ensure comprehensive testing and debug any issues.
  • Support integration into the overall system, conducting design checks, and addressing lint/timing/CDC issues.
  • Collaborate with software teams to assist in compiler and toolchain development and their debugging.
  • Produce clear and concise design documentation.

Requirements:

  • 8+ years of digital design with at least 2 to 3 years of SoC design experience is preferred.
  • At least one cycle of NPU design completion experience is required.
  • Hands on experience in digital design is a must.
  • Preferably has led a team of at least 3 to 4 people in the past at the capacity of a design lead.
  • Experience in microarchitecture design, and RTL coding with Verilog/ System-Verilog.
  • Experience in synthesis, with analysis of power, timing and area.
  • Disciplined, quality-minded, and highly driven for excellence.
  • Excellent team player and good communication skills.
  • MSEE/BSEE in Electrical Engineering or Computer Engineering.
  • Understanding of convolution operator and number system is required.
  • Candidates with relevant experience would be offered as Senior, taking on higher responsibilities.
  • Experience in UVM verification methodology is a plus.
  • A plus to have SoC design experience.
  • Experience with optimizing micro-architectures for low-power and low-area is a plus.
  • Knowledge in deep learning algorithms such as CNN / Transformer is a plus.
  • Experience with past design experience with NPU / GPU / DSP design is a plus.
  • Experience with ARM or RISC-V processor systems is a plus.
  • Being passionate and proficient at general programming is a plus.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,079,291 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Singapore
≈ $69k – $135k per year (Estimated) · Equity · In office · Full-Time · 6+ years exp · Bachelor's Degree · Singapore
Python
Verilog
VHDL
Perl
AI/ML
Copilot
ChatGPT
Apply
≈ $78k – $154k per year (Estimated) · In office · Full-Time · 6+ years exp · Bachelor's Degree · Singapore
Python
DevOps
CI/CD
Management
Agile
Apply
≈ $47k – $100k per year (Estimated) · In office · Contractor · Bachelor's Degree · Singapore
C++
SystemVerilog
Chips/EDA
PetaLinux
Apply
$75k – $94k per year (gross) · In office · Full-Time · 10+ years exp · Singapore
AI/ML
LLM
Chips/EDA
Xilinx Vivado
Cadence Allegro
OrCAD
Mentor Xpedition
Keysight ADS
HyperLynx
SpaceTech
DO-178C
DO-254
ARINC
MIL-STD-1553
Defense
OpenVPX
Apply
≈ $72k – $164k per year (Estimated) · In office · Full-Time · 4+ years exp · Bachelor's Degree · Singapore
Python
Assembly
Apply
≈ $180k – $407k per year (Estimated) · In office · Bachelor's Degree · Sunnyvale
Verilog
Apply
≈ $172k – $390k per year (Estimated) · In office · Bachelor's Degree · Irvine
Verilog
Apply
≈ $172k – $389k per year (Estimated) · In office · Bachelor's Degree · San Diego
Verilog
Apply
≈ $232k – $427k per year (Estimated) · In office · 10+ years exp · Waltham
Verilog
Apply
≈ $73k – $147k per year (Estimated) · In office · Full-Time · 2+ years exp · Master's Degree · Raleigh
Verilog
C++
VHDL
Apply
≈ $70k – $137k per year (Estimated) · In office · 8+ years exp · Singapore
Python
Verilog
C
SystemVerilog
Perl
SystemC
C
Embedded C
Chips/EDA
UVM
Apply
≈ $70k – $137k per year (Estimated) · In office · 10+ years exp · PhD · Singapore
Python
MATLAB
Apply
≈ $72k – $142k per year (Estimated) · In office · 3+ years exp · Singapore
Verilog
C++
SystemVerilog
SystemC
Chips/EDA
Siemens Catapult HLS
Apply
≈ $72k – $141k per year (Estimated) · In office · 8+ years exp · Singapore
C++
Chips/EDA
UVM
Apply
≈ $49k – $105k per year (Estimated) · In office · 7+ years exp · Singapore
Verilog
C++
SystemVerilog
SystemC
Chips/EDA
Siemens Catapult HLS
Apply
≈ $33k – $69k per year (Estimated) · In office · 2+ years exp · Singapore
Apply
≈ $66k – $158k per year (Estimated) · Hybrid · Full-Time · Singapore
Apply
In office · Full-Time · 12+ years exp · Singapore
Apply
≈ $50k – $101k per year (Estimated) · Hybrid · Full-Time · 6+ years exp · Bachelor's Degree · Kuala Lumpur
Apply
≈ $20k – $41k per year (Estimated) · In office · Full-Time · Singapore
Life Sciences
GMP
Apply
See all jobs
This is one of many
2,079,291 more open roles from verified company boards, updated every day.