2,048,213open jobs
122,853companies
240,353added this week
Browse all
Salary
≈ $20k – $44k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Middle · 4+ years exp

Confirmed on the employer's own hiring board on Nov 2, 2026. First seen by Alion on Oct 26, 2026. Qualcomm scores C on the Alion truth index.

Overview
Company
Impact
Profile match
Qualcomm is an American semiconductor and wireless technology company founded in 1985 and headquartered in San Diego, California. It holds foundational patents in CDMA and the 3G, 4G and 5G cellular standards, licensing them to nearly every handset maker in the world, while its chip division designs the Snapdragon platforms that power a large share of Android smartphones, personal computers, wearables and connected cars. The company has been diversifying away from smartphone dependence into automotive digital cockpit and driver assistance systems, industrial internet of things, and on-device AI processing through its Hexagon and Oryon architectures.

Company:

Qualcomm India Private Limited

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.

OR

Master's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

OR

PhD in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.

Our team is part of the SoC Silicon Validation Engineering group and is at the forefront of Silicon level HW architectural validation, tasked with uncovering design implementation bugs through rigorous pre/post-silicon system level validation. We are seeking a dynamic individual with 4-8 years of experience to validate Power Management Integrated Circuits (PMICs) from the SoC perspective. The ideal candidate will have a strong understanding of PMIC internals, the SoC-PMIC control interface (SPMI or similar controllers and protocols), and the sleep/wake and power sequencing flows between the SoC and PMIC. They will be instrumental in defining and executing SoC level use cases and scenarios, debugging complex power issues on silicon using lab tools, and ensuring seamless functionality, robustness and performance of the SoC power delivery and power management infrastructure.

Responsibilities:

  • Develop and execute validation plans and coverage, leveraging expertise in PMICs to enhance system-level validation strategies.
  • SoC-PMIC interface validation: Validate the SPMI (or similar, e.g., I2C/I3C) controller, PMIC arbiter and protocol behavior, including command sequences, arbitration across multiple masters, register access, interrupt handling and error/fault scenarios.
  • Sleep/wake and power sequencing: Define and execute scenarios covering power-on/power-off, reset, sleep entry/exit and wake-up sequences, including rail ramp/retention/collapse, clock (XO) handling, PMIC mode transitions and wake sources such as interrupts, RTC alarms and key presses.
  • Rail and regulator validation: Validate SoC-driven voltage scaling (DVFS/AVS), regulator mode switching (e.g., PWM/PFM, low-power/high-power), slew rates, settling times and voltage margins across supply rails.
  • Collaborate closely with cross-functional teams (SoC design, PMIC design/systems, power architecture, firmware and software) to validate power management subsystems and SoC Power infrastructure.
  • Measure and analyze power/performance characteristics of SoCs, with a focus on PMIC integration, rail-level current, sleep floor current and transition behavior.
  • Create random stress stimulus validation frameworks, incorporating PMIC scenarios (concurrent rail transitions, repeated sleep/wake cycles, load transients, interface traffic) to test system resilience and reliability.
  • Debug and root-cause silicon failures using lab tools, waveform captures and protocol traces; clearly document issues and drive them to closure with design and firmware teams.
  • Contribute to pre-silicon validation (emulation/FPGA platforms) to ensure PMIC-related scenarios are ready ahead of silicon arrival.

Job Qualifications:

  • Bachelor's/Master's in Electrical/Electronic Engineering or Computer Engineering.
  • 4-8 years of relevant industry experience in PMICs, defining and executing SOC level use cases and scenarios.
  • PMIC internals: Strong understanding of buck/SMPS regulators, LDOs, operating modes, power-on/power-off logic, PMIC GPIOs, ADCs, RTC, temperature alarms and protection mechanisms (OCP, OVP, UVLO).
  • Interface and protocol: Hands-on experience with SPMI or similar controllers and protocols (I2C/I3C), including PMIC arbitration, register access and interrupt flows.
  • Sleep/wake sequences: Good understanding of SoC-PMIC power sequencing, system sleep/wake flows, rail retention/collapse, and the role of power management controllers/firmware in these transitions.
  • Proven experience interfacing with Power Management IC, DVFS, and system low power modes.
  • Proficiency in C & Python programming for content development and scripting.
  • Familiarity with ARM SoC concepts and architecture specifications like SMMU, GIC, Coresight.
  • Lab tools: Strong debugging skills, with hands-on experience using Lab Equipment such as Oscilloscopes, Logic Analyzers, Protocol Analyzers (SPMI/I2C), Power Analyzers/Source Measure Units, DMMs, Electronic Loads, Current Probes and Lauterbach debuggers.
  • Excellent communication, interpersonal, and problem-solving skills, with the ability to quickly adapt to new environments and technologies.

Preferred Qualifications:

  • Experience with multi-PMIC platforms, PMIC-related firmware (boot, power management controller firmware) and Linux/RTOS power management drivers.
  • Exposure to board-level power delivery, schematics review and power-integrity concepts (load transients, droop, ripple).
  • Knowledge of thermal and limits management (temperature sensing, current limiting, throttling) and battery/charger subsystems.
  • Experience with lab automation and data analysis using Python for instrument control and large-scale regression.
  • Exposure to pre-silicon validation on emulation/FPGA platforms.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [email protected] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,048,213 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
In office · Nationals only · Full-Time · 4+ years exp · Hyderabad · Bengaluru
Verilog
SystemVerilog
VHDL
Chisel
AI/ML
Machine Learning
Chips/EDA
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
In office · Nationals only · Full-Time · 2+ years exp · Bachelor's Degree · Hyderabad
Python
SystemVerilog
AI/ML
Machine Learning
DevOps
Git
Chips/EDA
Cadence Xcelium
UVM
Cadence JasperGold
Synopsys Verdi
Synopsys VC Formal
Apply
In office · 8+ years exp · India
Verilog
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
≈ $15k – $34k per year (Estimated) · In office · 3+ years exp · Bachelor's Degree · Bengaluru
Python
SQL
Groovy
Databases
OpenSearch
DevOps
Terraform
OpenShift
Azure DevOps
GitHub Actions
OpenTelemetry
Podman
Prometheus
GitLab CI
Azure
CI/CD
Jenkins
Git
AWS
Docker
Kubernetes
Grafana
Platform Engineering
JFrog Artifactory
Amazon EKS
Azure AKS
Cybersecurity
HashiCorp Vault
Grype
Fortify
Apply
≈ $21k – $56k per year (Estimated) · In office · Full-Time · 5+ years exp · Master's Degree · Bengaluru
Python
Verilog
SystemVerilog
VHDL
Apply
$97k – $161k per year · In office · Secret · 2+ years exp · Bachelor's Degree · Camden
Python
Java
C++
DevOps
Red Hat
OpenShift
VMWare
Linux
Windows
Management
Jira
Agile
Scrum
UML
Apply
$210k – $270k per year · Equity · Remote (United States) · Full-Time · PhD
Python
SQL
Databases
Snowflake
AI/ML
Dagster
dbt
DevOps
Terraform
CI/CD
Git
SLI/SLO/SLA
Cybersecurity
SOC 2
GDPR
Least Privilege
Analytics
Data Vault
Dimensional Modeling
Collibra
Alation
Apply
≈ $74k – $142k per year (Estimated) · Hybrid · Full-Time · 3+ years exp · Columbus
Python
PowerShell
AI/ML
Red Teaming
DevOps
GCP
Azure
AWS
Linux
Windows
Unix
Cybersecurity
MITRE ATT&CK
EnCase
Apply
≈ $89k – $149k per year (Estimated) · In office · 8+ years exp · Bachelor's Degree · Markham
Python
Verilog
C++
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Management
Confluence
Jira
Apply
≈ $54k – $123k per year (Estimated) · In office · Full-Time · Leuven
Python
C++
SystemC
DevOps
QEMU
HPC
Apply
≈ $30k – $68k per year (Estimated) · In office · 5+ years exp · Bachelor's Degree · Bengaluru
C++
QA
Rest-Assured
Apply
≈ $20k – $52k per year (Estimated) · In office · 6+ years exp · Bachelor's Degree · Bengaluru
Python
Verilog
C++
VHDL
Perl
Chips/EDA
Formal Verification
QA
Rest-Assured
Apply
In office · Bachelor's Degree · Hyderabad
Python
AI/ML
BERT
QA
Rest-Assured
Apply
≈ $16k – $38k per year (Estimated) · In office · Bachelor's Degree · Bengaluru
Python
C++
DevOps
RTOS
Linux
Wi-Fi
QA
Rest-Assured
Apply
$39k – $74k per year · Equity · In office · Internship · 1+ year exp · Bachelor's Degree · Ottawa
Python
Verilog
C++
SystemVerilog
VHDL
Perl
DevOps
Linux
Unix
Chips/EDA
UVM
QA
Rest-Assured
Apply
Implementation 1 day ago
≈ $18k – $42k per year (Estimated) · In office · 3+ years exp · Bengaluru
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Apply
FPGA Developer 1 day ago
≈ $17k – $38k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
VHDL
Chips/EDA
Xilinx Vivado
Apply
≈ $17k – $39k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Cadence Conformal
Synopsys Formality
Apply
Emulation 1 day ago
≈ $17k – $40k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
DevOps
Linux
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
DevOps Engineer 1 day ago
Hybrid · Full-Time · Bengaluru
Python
SQL
PowerShell
Databases
Oracle
DevOps
Splunk
Prometheus
Azure
CI/CD
AWS
Grafana
Incident Management
Management
ITIL
Apply
See all jobs
This is one of many
2,048,213 more open roles from verified company boards, updated every day.