747,188open jobs
44,848companies
107,947added this week
Browse all
Salary
≈ $50k – $108k per year (Estimated)
Location
Hybrid (Tokyo, Japan)
Seniority
Staff · 8+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Sep 24, 2026. First seen by Alion on Sep 24, 2026.

Overview
Company
Impact
Profile match
Preferred Networks is a Japanese artificial intelligence company founded in Tokyo in 2014 and long regarded as the country's most technically ambitious AI startup. It created Chainer, one of the first define-by-run deep learning frameworks and an influence on the design of modern autograd systems, and has since built a full vertical stack from its own MN-Core accelerator silicon up to foundation models. The company applies that stack to manufacturing, robotics, materials science through the Matlantis simulator and healthcare, working closely with Japanese industrial partners including Toyota, Fanuc and Hitachi.

Job Description / 職務内容

PFNの計算基盤の心臓部である、ASICの設計を行うエンジニアの次世代リーダー候補を募集します。

PFNのさまざまな研究開発や事業は、機械学習やシミュレーションを中心とした膨大な計算量によって支えられています。計算基盤の心臓部はアクセラレータであり、PFNでは独自の原理にもとづくアクセラレータであるMN-Core™およびその後継であるMN-Core2(開発中仮称)を開発・活用しています。2022年現在、MN-Coreはスーパーコンピュータの省電力性能を競うGreen500 Listにおいて世界一位であり、またより先端である半導体プロセスを利用している二位以下に対して15%以上の圧倒的な差をつけています。これは、MN-Coreが持つ設計上のアドバンテージを示しています。

今後、MN-Coreシリーズの開発を強化するために、次世代のリーダー候補として継続した研究開発を率いていくポテンシャルを持つASICフロントエンドエンジニアを募集します。アーキテクチャや半導体設計において世界的な戦いに意欲のある方の応募をお待ちしています。

- MN-Coreのアーキテクチャ研究開発

- ASIC/機能ブロック仕様策定

- RTLコーディング

- 論理検証

- 合成/STA

- バックエンドベンダーのサポート

- 実機評価/デバッグ

**本職種の魅力**

- 新しい世界を作り出す仕事に携われる

- Green500で3度も1位を獲得したMN-Coreの次世代の開発に携われる

- 現在最も注目されている、深層学習をターゲットにしたASIC開発の知識・経験が得られる

- 世界トップクラスの性能を持ったASIC開発に携われる

- 高い技術力を持ったチームメンバーと共に働くことができる

- SWエンジニアと近い距離で、共に議論しながら開発ができる

We are looking for an engineer to design the ASIC, which is the heart of PFN's computational infrastructure.

PFN's various R&D and businesses are supported by a huge amount of computation centered on machine learning and simulation. The heart of the computational infrastructure is the accelerator, and PFN develops and utilizes the accelerator MN-Core ™ based on our own principle and its successor, MN-Core 2 (tentative name under development). As of 2022, MN-Core is the number one in the world on the Green500 List, which competes for the power saving performance of supercomputers, and is overwhelming by more than 15% compared to the second and lower companies using more advanced semiconductor processes. I'm making a difference. This shows the design advantage of MN-Core.

In the future, in order to strengthen the development of the MN-Core series, we are looking for an ASIC front-end engineer who will be in charge of continuous research and development. We are waiting for applications from those who are enthusiastic about the global battle in architecture and semiconductor design.

In this job, you will be responsible for the following ASIC front-end design tasks from MN-Core architecture design to RTL coding & verification, and machine bring-up.

- R&D of MN-Core Architecture

- ASIC / Functional Block Specification

- RTL Coding

- Logic Verification

- Synthesis/STA

- Support back-end vendor

- bring-up/debug

Qualifications / 応募資格(必須)

該当分野への強いモチベーション

- 「世界最高を目指したチップ開発」にわくわくする方

- 進歩の速い分野に適応して意欲的に知識を吸収できる方

- 幅広い技術領域への興味

高いASIC開発力

- ASIC開発エンジニアとしての豊富な開発経験(5年以上)

- 高いリーダーシップ力

加えて、以下のうち2つ以上の経験と能力

- CPU/アクセラレータ等のアーキテクチャ検討経験

- 高いRTL(Verilog HDL/SystemVerilog/VHDL)コーディングスキル

- SystemVerilogもしくはSystemCでの論理検証環境の構築及び検証経験

Strong motivation for the relevant field

- Those who are excited about "chip development aiming for the best in the world"

- Those who can adapt to fast-growing fields and absorb knowledge enthusiastically

- Interest in a wide range of technical fields

High ASIC design skills

- Over 5 years experience on ASIC design

- Strong leadership

In addition, two or more of the following experience and skills.

- Architecture design experience for CPU, Accelerator etc…

- RTL(Verilog HDL/SystemVerilog/VHDL) coding skill

- experience of logic verification and developing its environment with SystemVerilog or SystemC

Preferred Qualifications / 応募資格(歓迎)

- ASIC開発エンジニアとしての豊富な開発経験(8年以上)

- コンピュータ・アーキテクチャへの深い知識

- IPに関する知識 (PCIe, DDR etc…)

- 論理合成やSTA解析経験

- 深層学習の計算カーネルへの基礎的な理解

- 深層学習プログラムのコーディング経験

- アセンブラのコーディング技術

- ランダム検証環境の構築・運用経験

- 基板ボード開発経験

- コンパイラ、計算ライブラリ、ドライバ等の開発経験

- バージョン管理システムを用いた開発経験(Git, GitHub, GitLab, Subversion等)

- over 8 years experience of ASIC design

- Deep knowledge of computer architecture

- IP knowledge (PCIe, DDR etc…)

- experience of logic synthesis and STA

- Knowledge of computational kernel on deep learning

- Coding experience of deep learning program

- skill of assembler coding

- experience of random verification and developing its environment

- experience of board development

- experience of compiler, computation library, driver development

- experience of development with version control systems (Git, GitHub, GitLab, Subversion etc…)

Contents in a resume

- レジュメのフォーマットは一般的な履歴書に従う必要はありません。これまで参加したプロジェクト、アルバイト/インターン、執筆した論文、公開している実装等について自由にお書きください

- 自身の技術ブログ、GitHubリポジトリ、論文へのリンクなどがあれば記載してください

- The format of your resume does not need to follow any particular one. To help us understand as much as possible about you, please write about projects you have participated in, part-time jobs/internships, papers you have written, implementations you have published, etc.

- Please include links to your own technical blogs, GitHub repositories, and papers, if any.

Salary /賃金

経験、業績、能力、貢献に応じて、当社規定により優遇

Experience, performance, skills, contribution are taken into consideration.

Location / 勤務地

東京都千代田区大手町1-6-1 大手町ビル / Otemachi Bldg., 1-6-1 Otemachi, Chiyoda-ku, Tokyo, Japan 100-0004

リモート勤務制度あり (日本国内に限る) / Remote work system available (limited to work in Japan)

Work style / 勤務形態

専門労働型裁量労働制(みなし労働時間:8時間)もしくはフレックス制

Discretionary-work (deemed work hours: 8 hours) or Flex-time system

ハイブリッド勤務(オフィス出社と在宅勤務を組み合わせての勤務)

Hybrid work (Combination of working from the office and working from home)

Salary increase & bonus / 昇給・賞与

年2回の人事評価及び会社業績に基づいて決定

Based on the result of a individual performance review (twice a year) and company’s performance

Allowances / 諸手当

通勤手当、在宅勤務手当

Commutation allowances / teleworking allowances

Holidays / 休日・休暇

休日:土曜日、日曜日、国民の祝日、国民の休日、年末年始

当社規定による年次有給休暇制度(入社時26日付与)

育児休暇、慶弔休暇など

Holiday: Saturdays and Sundays, public holidays, Year-end and new-year

Annual paid leave based on company regulations (26 days granted upon hire)

Parental leave, conguratulation / condolence leave etc.

Welfare / 福利厚生

社会保険完備(厚生年金保険、健康保険、雇用保険、労災保険)

確定拠出年金制度

ラップトップPC購入補助

定期健康診断実施

Various social insurance programs: pension insurance, health insurance, employment insurance, workers’ compensation

Defined contribution pension

Allowance for purchasing a laptop PC

Regular health checks

Employment Status / 雇用形態

正社員(試用期間3ヶ月、本採用と同条件)

Full-time regular employment (3 months of probation period under the same condition as regular employment)

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
747,188 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Tokyo
$32k – $51k per year • In office • Full-Time • Hachiōji
C++
Apply
$41k – $64k per year • In office • Full-Time • Hachiōji
C++
Apply
Apply
$41k – $51k per year • In office • Full-Time • Sakai
C++
DevOps
RTOS
IoT
FreeRTOS
Apply
$44k – $51k per year • In office • Full-Time • Hachiōji
C++
Apply
AI Engineer 1 day ago
Remote (India) • Full-Time • Pune
Python
Python
Flask
FastAPI
Databases
Supabase
AI/ML
LangGraph
AutoGen
LangChain
Claude
DSPy
LlamaIndex
LoRA
Model Context Protocol
vLLM
Fine-tuning
Prompt Engineering
Multimodal AI
Chain-of-Thought
AI Agents
OpenAI SDK
PEFT
Transformers
TensorFlow
PyTorch
CrewAI
Gemini
LLM
RAG
LLMOps
GPT-4
Agentic Workflows
Multi-Agent Systems
Vercel AI SDK
Machine Learning
DevOps
GCP
Azure
CI/CD
AWS
Management
n8n
Apply
$457k – $915k per year • In office • Contractor • Master's Degree • Tokyo
Python
AI/ML
LLM
Machine Learning
Apply
≈ $34k – $91k per year (Estimated) • Remote (Japan) • Contractor • Bachelor's Degree • Tokyo
Python
Rust
AI/ML
Optuna
Machine Learning
DevOps
GitHub
Apply
≈ $42k – $109k per year (Estimated) • Hybrid • Full-Time • Tokyo
Python
C++
AI/ML
NumPy
Machine Learning
DevOps
GitHub
Apply
≈ $52k – $129k per year (Estimated) • Hybrid • Full-Time • Tokyo
Python
Rust
C++
AI/ML
vLLM
CUDA Toolkit
MLFlow
Quantization
Multimodal AI
LLM
CUDA
KV Cache
Machine Learning
DevOps
Kubernetes
Apply
≈ $45k – $116k per year (Estimated) • Hybrid • Full-Time • Tokyo
AI/ML
LLM
Edge AI
Apply
≈ $38k – $99k per year (Estimated) • Hybrid • Full-Time
AI/ML
InfiniBand
Apply
≈ $43k – $112k per year (Estimated) • Hybrid • Full-Time • Tokyo
C++
DevOps
HPC
Apply
≈ $42k – $109k per year (Estimated) • Hybrid • Full-Time • Tokyo
Python
C++
AI/ML
NumPy
Machine Learning
DevOps
GitHub
Apply
$457k – $915k per year • In office • Contractor • Master's Degree • Tokyo
Python
AI/ML
LLM
Machine Learning
Apply
新卒採用 10 hours ago
In office • Full-Time • Tokyo
Apply
In office • Full-Time • Tokyo
Apply
In office • Full-Time • Tokyo
Java
PHP
C++
Apply
In office • Full-Time • Tokyo
Game Dev
Unreal Engine
Houdini
Substance 3D Designer
Design
ZBrush
Substance 3D Painter
Apply
≈ $35k – $94k per year (Estimated) • In office • Full-Time • Tokyo
Apply
See all jobs
This is one of many
747,188 more open roles from verified company boards, updated every day.