1,818,880open jobs
104,271companies
274,488added this week
Browse all
Salary
≈ $24k – $50k per year (Estimated)
Location
In office (Ho Chi Minh City)
Seniority
Senior
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 18, 2026. First seen by Alion on Sep 28, 2026. Renesas Electronics scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Renesas Electronics is a Japanese semiconductor company formed in 2003 when Hitachi and Mitsubishi Electric combined their chip divisions, later absorbing NEC Electronics as well. It is one of the largest suppliers of microcontrollers in the world and holds a particularly strong position in automotive silicon, where its R-Car processors and body and powertrain controllers sit inside a large share of vehicles built globally. It has spent the past decade buying into analog and connectivity through Intersil, IDT, Dialog and Altium, broadening from bare microcontrollers into complete embedded systems for industrial and internet of things customers.
Backed by Storm Ventures

Position Overview

  • We are seeking an experienced and visionary Senior Staff Engineer to join our General Purpose Microcontroller (MCU) Design and Architecture team. In this senior technical leadership role, you will lead the specification, RTL implementation, physical synthesis, and full-chip verification of next-generation MCU platforms integrating both RISC-V and ARM® Cortex®-M CPU cores.

  • You will drive the full lifecycle of the System Control Sub-system (SYSSS), CPU Sub-system (CPUSS), Peripheral IPs, IOTOP, and ChipTop design and verification, bridging architecture definitions with silicon implementation, advanced debugging, and technology verification.

Key Responsibilities

  • SYSSS, CPUSS, Peripheral IP, IOTOP & ChipTop Design & Verification (Full Flow):

  • Specification & Architecture: Translate high-level Product Requirement Documents (PRDs) into comprehensive Target & Detail Specifications for System Control Sub-system (SYSSS), CPU Sub-system (CPUSS), Peripheral IPs, IOTOP, and ChipTop modules.

  • RTL Implementation & Hand-off: Perform RTL coding (Verilog / SystemVerilog) for SYSSS, CPUSS, Peripheral IPs, IOTOP, and ChipTop. Author and deliver clear implementation instructions to MiddleEnd and BackEnd (Physical Design) teams.

  • Design Verification & Debugging: Create test plans and execute Unit-Level Verification (UT) and Chip-Level / Top-Level Verification (CT) using UVM and SystemVerilog environments. Lead root-cause debugging across IP, MCU, and SoC levels.

  • Physical Synthesis & Technology Verification: Run module-level physical synthesis and perform top-level technology checks, including High-Level DRC (HLDRC), Static Timing Analysis checks (STAchk), and Design-for-Testability checks (DFTchk) at SYSSS and ChipTop levels.

  • Architecture & Subsystem Integration:

  • Define and integrate MCU subsystems around RISC-V and ARM Cortex-M architectures.

  • Integrate key peripherals (WDT, INTC, IIC, SPI, ADC, etc.) and handle clock domain crossing (CDC) / asynchronous transfer designs across clock and reset boundaries.

  • Drive interconnect architecture based on AMBA bus protocols (AHB, APB, AXI).

Technical Expertise & Domain Knowledge

  • IP / MCU / SoC Debugging: Strong hands-on experience in IP, MCU, and SoC level development with expert-level debugging skills across front-end RTL, simulation, and post-synthesis environments.

  • Processor Cores & Peripherals: Deep understanding of RISC-V and ARM Cortex-M CPU architectures and common MCU peripherals (e.g., Watchdog Timers [WDT], Interrupt Controllers [INTC], I2C/IIC, SPI, ADC).

  • Bus Protocols & Interconnects: Thorough technical knowledge of AMBA protocols (AHB, APB, AXI, etc.).

  • Asynchronous Transfer & CDC: In-depth knowledge of Clock Domain Crossing (CDC) and Asynchronous Transfer Design techniques to prevent metastability in multi-clock MCU systems.

  • HDL & Programming Languages: High proficiency in industry-standard languages:

  • Hardware / Verification: Verilog, SVA, SystemVerilog, UVM

  • Embedded Software / Verification: C, C++

  • Scripting & Automation: Perl, Python

  • EDA Toolchains: Hands-on experience with industry-standard Cadence and Synopsys EDA tools, including:

  • Simulators & Debuggers: Xcellium, VCS, SimVision, Verdi

  • RTL Lint, CDC & Static Analysis: Spyglass, and related static check tools.

  • Synthesis and netlist check: Design compiler, Formality, STAcheck (PrimeTime), HLDRC, DFTcheck

  • Design & Verification Flow: Full-flow experience from PRD specification writing to RTL coding, UT/CT testbench creation, verification checklist, coverage.

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,818,880 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Ho Chi Minh City
≈ $26k – $59k per year (Estimated) • In office • Full-Time • 5+ years exp • Master's Degree • Vietnam
Python
C++
Apply
≈ $14k – $39k per year (Estimated) • In office • Hanoi
Python
PHP
Cybersecurity
MITRE ATT&CK
PCI DSS
SIEM
DLP
Management
ITIL
Apply
$36k – $54k per year • In office • Full-Time • Hangzhou
C
C++
C
GCC
Robotics
CANopen
Apply
$18k – $27k per year • In office • Full-Time • Tianjin
C++
Apply
硬件工程师 2 days ago
$18k – $32k per year • In office • Full-Time • Suzhou
Apply
≈ $128k – $244k per year (Estimated) • In office • 5+ years exp • PhD • Lone Tree
Python
SQL
C++
AI/ML
Time Series Forecasting
Machine Learning
Apply
≈ $111k – $212k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Austin
Python
SQL
Perl
Databases
Google BigQuery
BigQuery
DevOps
GCP
CI/CD
Jenkins
Git
Bamboo
Concourse
Analytics
ETL/ELT
Informatica
Management
Jira
Agile
Apply
≈ $156k – $298k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • San Francisco
Python
AI/ML
Claude
Gemini
LLM
OpenAI
Apply
≈ $92k – $178k per year (Estimated) • In office • 6+ years exp • Bachelor's Degree • Austin
Python
Java
SQL
PowerShell
C#
DevOps
IAM
Management
Agile
QA
JMeter
Apply
≈ $113k – $219k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Austin
Python
Java
DevOps
Splunk
Terraform
GCP
Azure
CI/CD
AWS
Kubernetes
SRE
Incident Management
DNS
Apply
≈ $12k – $28k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Ho Chi Minh City
Python
Verilog
C++
SystemVerilog
VHDL
Perl
DevOps
Git
GitHub
GitLab
Linux
Unix
Chips/EDA
UVM
Formal Verification
Management
Agile
Apply
≈ $11k – $27k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Ho Chi Minh City
Python
Perl
DevOps
Linux
Unix
Chips/EDA
Cadence Virtuoso
Management
Agile
Apply
$98k – $122k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Goleta
C++
Chips/EDA
Altium Designer
Management
Agile
Apply
≈ $71k – $138k per year (Estimated) • Hybrid • Full-Time • 2+ years exp • Bachelor's Degree • Duluth
Chips/EDA
UVM
Management
Agile
Apply
≈ $149k – $283k per year (Estimated) • Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • Austin
Python
Verilog
SystemVerilog
Perl
Management
Agile
Apply
≈ $24k – $50k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Ho Chi Minh City
Python
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys StarRC
Ansys RedHawk
Apply
≈ $18k – $41k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Ho Chi Minh City
Chips/EDA
Altium Designer
Ansys HFSS
Cadence Allegro
OrCAD
Cadence Sigrity
Keysight ADS
Ansys SIwave
Apply
≈ $13k – $29k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Ho Chi Minh City
Apply
In office • Ho Chi Minh City
Apply
In office • Master's Degree • Ho Chi Minh City
Apply
See all jobs
This is one of many
1,818,880 more open roles from verified company boards, updated every day.