2,076,376open jobs
123,082companies
241,866added this week
Browse all
Salary
≈ $118k – $231k per year (Estimated)
Location
Hybrid (Chandler, United States)
Seniority
Senior · 8+ years exp
Visa
H-1B filings in 12 months: 60 · green card filings: 30
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 30, 2026. First seen by Alion on Oct 2, 2026. Renesas Electronics scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Renesas Electronics is a Japanese semiconductor company formed in 2003 when Hitachi and Mitsubishi Electric combined their chip divisions, later absorbing NEC Electronics as well. It is one of the largest suppliers of microcontrollers in the world and holds a particularly strong position in automotive silicon, where its R-Car processors and body and powertrain controllers sit inside a large share of vehicles built globally. It has spent the past decade buying into analog and connectivity through Intersil, IDT, Dialog and Altium, broadening from bare microcontrollers into complete embedded systems for industrial and internet of things customers.
Backed by Storm Ventures

Job Summary:

We are looking for an experienced Staff Mask Design Engineer to join a highly skilled layout organization working on Analog and Mixed-Signal ICs for Automotive applications. The role involves defining, developing, and delivering high-quality, manufacturable IC layouts using industry-standard technologies and tools.

The successful candidate will contribute at block and Chip top level, lead layout activities, collaborate closely with design and cross-functional teams, and ensure robust physical implementation that meets performance, reliability, and quality requirements.

Job Purpose:

The purpose of this role is to deliver robust, high-quality physical layouts for complex analog and mixed-signal ICs, ensuring manufacturability, reliability, and on-time delivery, while contributing to layout methodology, team capability, and continuous improvement.

Key Responsibilities:

As a Staff Mask Design Engineer, you will be responsible for:

· Implementing physical layouts for Automotive Business Line products at IP, block, and/or Chip Top level.

· Driving and delivering floorplanning activities for blocks and top-level designs.

· Participating in power supply strategy definition and signal distribution between blocks.

· Delivering analog and mixed-signal layout blocks and contributing to top-level floorplan strategy.

· Applying state-of-the-art layout techniques for device matching, parasitic reduction, ESD protection, latch-up prevention, and yield optimization.

· Executing and signing off physical verification flows, including DRC, LVS, ERC, DFM, and parasitic extraction (PEX).

· Working according to Analog-on-Top and Mixed-Signal-on-Top layout methodologies.

· Attending relevant project and design reviews, reporting progress, risks, and schedule impacts.

· Collaborating closely with design, verification, CAD, and technology teams to minimize rework and resolve physical implementation issues.

· Identifying root causes and proposing solutions for issues observed during first silicon or prototype evaluation.

· Contributing to design-for-quality, ensuring layouts are verified, validated, and suitable for long-term reliability and zero-defect goals.

· Leading layout team activities, including task planning, execution, and knowledge sharing.

· Participating in and contributing to training activities, technical documentation, and layout guidelines.

· Taking a proactive role in personal development, continuous learning, and methodology improvement.

· Bachelor’s or Master’s degree in Electrical, Electronics, or Microelectronics Engineering.

· 8+ years of experience in Analog and Mixed-Signal IC layout design.

· Proven experience delivering complex layouts at IP, block, and Chip Top level.

· Experience in automotive or safety-critical semiconductor products is highly desirable.

Technical Skills:

· Strong expertise in analog layout techniques, including:

o Floorplanning and top-level integration

o Device matching and symmetry

o Parasitic management

o Latch-up prevention and ESD protection

· Solid understanding of electronics, semiconductor physics, and fabrication processes.

· Hands-on expertise with layout and verification tools, including:

o Cadence Virtuoso / Virtuoso XL (OA, PVS)

o Mentor Graphics Calibre (DRC, LVS, PEX, DFM)

o R3D and related parasitic extraction tools

· Experience with advanced CMOS BCD technologies

· Experience using Mixed-Signal-on-Top (MSoT) flows

· Ability to define and execute advanced floorplan strategies

Soft Skills & Ways of Working:

· Strong team player, self-motivated, and results-oriented.

· Ability to work independently and collaboratively in a multisite, multicultural environment.

· Excellent verbal and written English communication skills.

· Clear, concise communication and presentation skills.

· Ability to propose innovative and pragmatic solutions.

· Strong focus on quality, reliability, and on-time delivery.

· Willingness to undertake occasional international travel if required.

· Comfortable collaborating with cross-functional teams including design, test, program management, and quality.

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,076,376 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Semiconductors
Similar stack
Same company
Chandler
≈ $105k – $192k per year (Estimated) · In office · Secret · 5+ years exp · Bachelor's Degree · McLeansville
Apply
$269k – $377k per year · Equity · Remote (United States) · Nationals only · Full-Time · 10+ years exp · Bachelor's Degree · San Diego · Cupertino
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
$163k – $239k per year · In office · Full-Time · San Jose
DevOps
Error Budget
SLI/SLO/SLA
Apply
$150k – $200k per year · In office · Full-Time · 5+ years exp · Bachelor's Degree · San Francisco
Apply
$140k – $164k per year · Equity · In office · Full-Time · 6+ years exp · Master's Degree · Palo Alto
Python
Chips/EDA
Cadence Virtuoso
KLayout
Apply
Test Lead 5 days ago
≈ $45k – $135k per year (Estimated) · In office · Full-Time · Derby
DevOps
AWS
Management
Agile
Waterfall
QA
SoapUI
Apply
Systems Engineer 5 days ago
$110k – $155k per year · In office · 5+ years exp · Bachelor's Degree · Littleton
Python
Management
Agile
Apply
$130k – $144k per year · In office · TS/SCI · 8+ years exp · Bachelor's Degree · El Segundo
Python
Management
Confluence
Jira
Agile
Apply
$126k – $152k per year · In office · Secret · 5+ years exp · Bachelor's Degree · El Segundo
Management
Agile
Apply
≈ $118k – $230k per year (Estimated) · In office · TS/SCI · 9+ years exp · Bachelor's Degree · Chantilly
Management
Confluence
Jira
Agile
SpaceTech
MBSE
Apply
Mask Designer 5 10 days ago
≈ $108k – $199k per year (Estimated) · In office · Full-Time · Palm Bay
Chips/EDA
Cadence Virtuoso
Management
Agile
Apply
Mask Designer 5 10 days ago
≈ $108k – $197k per year (Estimated) · In office · Full-Time · Morrisville
Chips/EDA
Cadence Virtuoso
Management
Agile
Apply
≈ $119k – $234k per year (Estimated) · In office · Full-Time · 10+ years exp · Bachelor's Degree · Palm Bay
Python
MATLAB
DevOps
Unix
Chips/EDA
Cadence Virtuoso
JMP
Management
Agile
Apply
Fab Technician 3 7 days ago
≈ $27k – $81k per year (Estimated) · In office · Full-Time · Hitachinaka
Management
Agile
Apply
≈ $43k – $85k per year (Estimated) · Hybrid · Full-Time · 3+ years exp · Athens
Chips/EDA
Cadence Virtuoso
Management
Agile
Apply
≈ $71k – $167k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Chandler
Chips/EDA
Statistical Process Control
SpaceTech
FMEA
Apply
$153k – $229k per year · In office · Top Secret · Full-Time · 14+ years exp · Bachelor's Degree · Chandler
Apply
$54k per year · In office · Full-Time · High School Diploma · Chandler
Apply
≈ $41k – $72k per year (Estimated) · In office · Chandler
Chips/EDA
Statistical Process Control
MedTech
CAPA
Apply
≈ $41k – $72k per year (Estimated) · In office · Chandler
Chips/EDA
Statistical Process Control
MedTech
CAPA
Apply
See all jobs
This is one of many
2,076,376 more open roles from verified company boards, updated every day.