988,386open jobs
59,033companies
162,644added this week
Browse all
Salary
≈ $125k – $254k per year (Estimated)
Location
In office (Seattle)
Seniority
Principal · 10+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Sep 30, 2026. First seen by Alion on Aug 28, 2026.

Overview
Company
Impact
Profile match
Roguebeam develops vertically integrated phased-array systems for radar and communications, from custom silicon to networks of coordinated apertures.

About Roguebeam

Roguebeam is a startup developing advanced phased array systems for communications and radar applications. We design and manufacture complete systems in-house-RF, antenna, digital, and DSP-giving our engineers end-to-end ownership of the technology and a direct line of sight from silicon to deployed system.

We’re early, we’re growing fast, and the people who join us now will shape both the technology and the company.

The Role

We’re looking for a Principal RFIC Engineer to set the technical direction for the advanced beamformer integrated circuits at the heart of our phased array solutions. As a foundational technical leader, you’ll help set the direction of both our product and silicon roadmap, define the architectures that underpin our systems, and establish the design culture and methodology the team scales on.

You’ll work across RFIC design from architecture through tape-out and bring-up, partnering closely with antenna, digital, and DSP teams. As a principal-level individual contributor, you’ll be the person others turn to on the hardest RF problems, and the decisions you make will ripple through every product we build.

Responsibilities

  • Design RFIC beamformers and associated RF/mm-wave building blocks (phase shifters, attenuators, LNAs, PAs, mixers, switches) for phased array systems

  • Drive designs from specification and architecture definition through schematic, layout, tape-out, and silicon validation

  • Run circuit and system-level simulations covering linearity, noise, gain/phase control accuracy, and power

  • Collaborate with antenna, digital, and DSP teams to ensure RFIC performance meets full-system requirements

  • Support lab characterization, debug, and design iteration of fabricated parts

  • Define RFIC architectures and lead the most complex and ambiguous design challenges

  • Set technical direction across the RFIC roadmap and influence system-level trade-offs

  • Establish design flows, methodology, and standards; mentor and elevate the broader team

Minimum Qualifications

  • Bachelor’s degree in Electrical Engineering or a related field

  • 10+ years of relevant experience in RFIC or RF/mm-wave circuit design, with a track record of leading complex designs from architecture through silicon

  • Expert proficiency with industry-standard design and simulation tools (e.g., Cadence Virtuoso, Spectre, ADS, and EM simulators such as EMX, HFSS, or Momentum)

  • Authoritative grounding in RF fundamentals: matching, noise, linearity, and S-parameters

Preferred Qualifications

  • MSc or PhD with a focus on RFIC design

  • Experience designing beamformers or phased array front-end ICs

  • Familiarity with mm-wave design and silicon technologies (SiGe BiCMOS, CMOS, GaAs/GaN)

  • Experience taking designs through tape-out and post-silicon validation

  • Background in communications or radar system requirements

Why Roguebeam

This is a rare ground-floor opportunity. Joining a startup at this stage means your work has a direct, visible effect on whether the company succeeds-and a corresponding upside as we grow. Because we build the entire system in-house, you’ll see your RFIC designs integrated into real phased arrays and deployed in working systems, not handed off and forgotten. You’ll have real ownership and a seat at the table on technical direction.

This position requires access to information controlled under ITAR/EAR; applicants must be U.S. persons as defined in 22 CFR 120.62

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
988,386 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Seattle
[US-DC] Quality Lead 8 hours ago
≈ $93k – $189k per year (Estimated) • In office • Full-Time • Goodyear
Management
Google Sheets
Microsoft Office
Apply
$125k per year • Hybrid • Full-Time • 20+ years exp • Bachelor's Degree • Wilmington • Pittsburgh
Apply
$152k – $195k per year • Hybrid • Full-Time • Bachelor's Degree • San Diego • Lakewood • Fort Worth
DevOps
Windows
Design
AutoCAD
Apply
Staff Engineer I 8 days ago
$60k – $65k per year • In office • Full-Time • Bachelor's Degree • Fort Worth
Apply
≈ $100k – $204k per year (Estimated) • Hybrid • Full-Time • Fort Worth
Apply
≈ $113k – $260k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Seattle
Verilog
SystemVerilog
Chips/EDA
Cadence Virtuoso
Apply
≈ $20k – $45k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • George Town
Chips/EDA
Cadence Virtuoso
Apply
≈ $24k – $54k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Bengaluru
Python
MATLAB
DevOps
HPC
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Synopsys Custom Compiler
Apply
$225k – $280k per year • In office • Full-Time • 10+ years exp • Bachelor's Degree • Alameda
Verilog
SystemVerilog
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Apply
In office • 5+ years exp
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Cadence Virtuoso
Synopsys PrimeTime
Cadence Xcelium
Synopsys SpyGlass
UVM
Cadence JasperGold
Formal Verification
OneSpin
Management
Agile
Apply
≈ $101k – $194k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Seattle
Design
SolidWorks
Apply
≈ $108k – $207k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Seattle
Python
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Apply
RF/Mirowave Engineer 2 months ago
≈ $79k – $149k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Seattle
Python
C++
MATLAB
Chips/EDA
Altium Designer
Apply
Sr. RFIC Engineer 2 months ago
≈ $106k – $202k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Seattle
Chips/EDA
Cadence Virtuoso
Apply
RFIC Engineer 2 months ago
≈ $85k – $159k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Seattle
Chips/EDA
Cadence Virtuoso
Apply
$115k – $173k per year (gross) • Equity • Remote (United States) • Full-Time • Seattle • Bellevue • San Francisco
C#
C++
AI/ML
Model Context Protocol
Agentic Workflows
Machine Learning
Game Dev
Unity
Apply
$110k – $125k per year • Equity • In office • Full-Time • 7+ years exp • Master's Degree • Seattle
Python
Management
Microsoft Office
Apply
$145k – $200k per year • Equity • In office • Full-Time • 14+ years exp • Bachelor's Degree • Seattle
Apply
In office • Full-Time • 3+ years exp • Seattle
Apply
$198k – $268k per year • Equity • In office • Full-Time • 10+ years exp • Bachelor's Degree • Seattle
AI/ML
AI Agents
Analytics
A/B Testing
Apply
See all jobs
This is one of many
988,386 more open roles from verified company boards, updated every day.