2,050,986open jobs
122,832companies
253,948added this week
Browse all
Salary
≈ $80k – $140k per year (Estimated)
Location
Hybrid (Oxford, United Kingdom)
Seniority
Staff · 8+ years exp
Visa
Licensed UK visa sponsor
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 1, 2026. First seen by Alion on Oct 7, 2026.

Overview
Company
Impact
Profile match
Engineering the Future of Optical Infrastructure We are Salience Labs A multi-disciplinary team advancing silicon photonics, digital electronics, embedded software, and machine learningto shape the future of optical networking.

About us

Salience Labs is developing optical circuit switching technology for AI infrastructure, aimed at reducing latency and cost in data centre networks. As we move towards deployment, you'll have real ownership of your area and work alongside a highly technical team on a hard problem in AI infrastructure.

The role

You'll join a multi-disciplinary research team in the UK to lead the development of III-V active components for integration with silicon photonics. You will take devices from epitaxial stack and device design through fabrication with external partners, to characterisation, reliability and qualification.

What you'll be doing

  • Lead the design and modelling of III-V active devices, including epitaxial layer structure, gain and power modelling, optical mode design, and electrical and thermal design

  • Own the technology roadmap and device specifications for your area, translating system requirements into device design and integration targets

  • Lead mask design and tape-outs, including GDS layouts, test structures and design-of-experiment splits

  • Manage fabrication runs with external epitaxy and foundry partners: define process flows, review process and in-line data, and resolve yield issues as the technology scales

  • Define and lead the characterisation strategy at wafer, chip and integrated-PIC level, including building and automating test setups

  • Analyse test data, correlate measured performance with design and process variations, and drive design iterations to close performance gaps

  • Work with packaging and reliability engineers on burn-in, accelerated ageing, failure analysis and qualification

  • Mentor engineers and, as the team grows, help recruit and develop new team members

Essential requirements

  • PhD in physics, photonics, electrical engineering, optical engineering or a related subject with 6+ years' relevant experience, or a Master's degree with 8+ years' relevant experience, including at least 4 years' hands-on development of III-V optical amplifiers or semiconductor lasers, preferably in industry

  • Proven track record of taking III-V devices from concept through design, fabrication and test, ideally including qualification

  • Deep understanding of semiconductor laser and amplifier physics: optical gain, carrier dynamics, quantum-well design, noise, gain saturation and nonlinearities, thermal effects and polarisation dependence

  • Hands-on knowledge of III-V epitaxy and fabrication processes (e.g. MOCVD/MBE growth, lithography, etching, passivation, metallisation, facet/AR coating), and experience working with external foundries

  • Experience characterising amplifiers or lasers, including optical spectrum analysis, gain and noise measurement, wafer-level probing, temperature-controlled testing and test automation

  • Experience with simulation and layout tools for photonic devices, such as Lumerical, Photon Design, Crosslight, RSoft, COMSOL, KLayout, L-Edit or Cadence Virtuoso

  • Proven ability to lead technical projects across design, process, test and packaging functions, and experience mentoring or supervising engineers

  • Excellent communication skills, critical thinking, attention to detail and self-motivation

Nice to have

  • Experience integrating III-V active devices with silicon photonics, including coupling design between III-V and silicon waveguides

  • Experience line-managing a technical team

  • Experience with reliability testing and failure analysis of III-V devices

  • Experience developing PDK building blocks or compact models for active devices

  • Programming experience (Python, MATLAB or C++) for simulation, test automation and data analysis

  • Knowledge of photonic packaging, including fibre coupling, thermal design and TEC control

  • A track record of high-quality patents and research papers

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,050,986 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Oxford
$350k – $590k per year · In office · Full-Time · London
Python
AI/ML
AI Agents
OpenAI
Anthropic
Hugging Face
Post-training
Apply
≈ $100k – $211k per year (Estimated) · Hybrid · Cambridge
Python
Verilog
C++
SystemVerilog
Assembly
Perl
AI/ML
Edge AI
Physical AI
DevOps
Unix
Apply
Embedded Developer 1 day ago
≈ $55k – $115k per year (Estimated) · Hybrid · Full-Time · Master's Degree · United Kingdom
C++
Mobile
Bitrise
DevOps
GitHub Actions
CI/CD
Jenkins
Git
Management
Confluence
Jira
Apply
Senior FPGA Engineer 2 months ago
≈ $69k – $125k per year (Estimated) · Hybrid · Gloucester
Verilog
VHDL
MATLAB
DevOps
CI/CD
AWS
GitLab
Linux
Management
Agile
MedTech
Verification & Validation
Defense
Link 16
Apply
≈ $57k – $120k per year (Estimated) · In office · Full-Time · London
Apply
≈ $33k – $58k per year (Estimated) · Hybrid · Bachelor's Degree · Bengaluru
AI/ML
AI Agents
Machine Learning
Chips/EDA
Cadence Virtuoso
Apply
≈ $15k – $41k per year (Estimated) · In office · Full-Time · Tainan
Chips/EDA
Photolithography
EUV
Apply
≈ $45k – $79k per year (Estimated) · In office · 1+ year exp · High School Diploma · San Luis Obispo · Fullerton
Chips/EDA
Photolithography
Apply
Technical Trainer 10 days ago
≈ $8k – $19k per year (Estimated) · In office · 2+ years exp · Bachelor's Degree · Batu Kawan
Chips/EDA
CVD
PVD
Apply
≈ $36k – $62k per year (Estimated) · In office · 2+ years exp · Bachelor's Degree · Corvallis
Chips/EDA
Photolithography
EUV
Analytics
Microsoft Excel
Apply
≈ $41k – $65k per year (Estimated) · Hybrid · Full-Time · 2+ years exp · Oxford
Design
SolidWorks
SpaceTech
GD&T
Apply
≈ $57k – $91k per year (Estimated) · Hybrid · Full-Time · Oxford
Apply
≈ $41k – $87k per year (Estimated) · Hybrid · Full-Time · United Kingdom
Apply
≈ $54k – $149k per year (Estimated) · Hybrid · Full-Time · PhD · Oxford
Python
Apply
System Test Engineer 2 months ago
≈ $62k – $138k per year (Estimated) · Hybrid · Full-Time · Oxford
Python
AI/ML
NumPy
Apply
$34k – $40k per year · Equity · In office · Contractor · Oxford
Apply
≈ $36k – $66k per year (Estimated) · Equity · Hybrid · Full-Time · Bachelor's Degree · Oxford
Analytics
Microsoft Excel
Apply
≈ $35k – $64k per year (Estimated) · In office · Bachelor's Degree · Oxford
Apply
Customer Advisor 2 days ago
$34k – $40k per year · Equity · In office · Oxford
Apply
Chef de Partie 2 days ago
$32k per year · In office · Full-Time · Oxford
Apply
See all jobs
This is one of many
2,050,986 more open roles from verified company boards, updated every day.