Location
In office (Zhubei)
Seniority
Staff
Employment
Full-Time
Overview
Company
Impact
Profile match
Semiconductor Engineering is a technical media and research organization based in San Jose, California, and founded in 2013. The company provides in-depth news, analysis, and technical papers focused on the design, manufacturing, testing, and integration of advanced semiconductor technologies. It operates as a global information hub for chip engineers and industry professionals, offering newsletters, webinars, and specialized research reports.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Overview:
The STA Product Engineer plays a critical role in driving best-in-class timing analysis solutions by combining technical expertise in STA tools and methodologies with strong customer engagement. The role focuses on understanding customer requirements, translating them into precise product specifications, and working closely with R&D to continuously improve tool quality, usability, and deployment success-especially for Tempus Timing Signoff Solution.
Job Responsibilities:
- Possess hands-on expertise in Static Timing Analysis (STA), including advanced signoff methodologies for timing, SI, OCV/POCV, AOCV, MPW, derates, CDC/clocking, Hierarchical design closure, and constraint modeling.
- Demonstrate good knowledge of STA tools, and familiarity with industry-standard signoff flows.
- Act as a technical bridge between customers and R&D, capturing customer pain points, use cases, and requirements with clarity and precision.
- Work on creation of of detailed and efficient product specifications, ensuring accurate translation of customer needs into implementable engineering requirements.
- Collaborate closely with R&D teams on feature development, enhancements, and bug fixes
- Support tool deployment and customer enablement, including evaluations, benchmarking, flow recommendations, and best-practice guidance.
- Contribute to continuous tool improvement by proactively identifying gaps, proposing enhancements, and validating solutions across real customer designs.
Required Technical Skills
- Strong understanding of STA fundamentals and advanced signoff concepts
- Hands-on experience with Tempus and/or PrimeTime exposure
- Understanding of timing constraints (SDC), and path-based analysis
- Knowledge of VLSI design flows (front-end to signoff) is preferred.
- Scripting skills (Tcl, Python preferred) for automation, analysis, and flow optimization
- Excellent communication skills, with the ability to explain complex concepts clearly and confidently
Personal Traits & Work Ethic
- Passionate about VLSI and STA, with a strong drive to learn and go deep into technical details
- Hard-working, inquisitive, and self-driven, with a problem-solving mindset
- A great team player who collaborates effectively across Product, R&D, and Field teams
- Enthusiastic, proactive, and committed to product and customer success
- Demonstrates ownership, accountability, and a strong sense of execution
We’re doing work that matters. Help us solve what others can’t.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,611 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Similar stack
Same company
Zhubei
Apply
Senior Quality Assurance Engineer
1 day ago
≈ $20k – $49k per year (Estimated) • Remote • Full-Time • Bachelor's Degree
Python
Ruby
SQL
Databases
Amazon Neptune
Neo4j
AI/ML
Hallucination
LangChain
LangGraph
LLM
Model Context Protocol
Spark
AI Agents
LLM Guardrails
DevOps
Ansible
AWS
Azure
CI/CD
Docker
GCP
GitHub Actions
GitLab CI
Jenkins
Kubernetes
Rest API
Terraform
GitHub
GitLab
QA
Playwright
Postman
Selenium
Swagger
Apply
Business Intelligence Analyst
1 day ago
≈ $68k – $147k per year (Estimated) • Remote • Full-Time • 5+ years exp • Bachelor's Degree
Python
SQL
Databases
Google BigQuery
Snowflake
Analytics
Tableau
Apply
≈ $29k – $97k per year (Estimated) • Remote • Full-Time
Java
Python
Java
Spring Boot
Python
Django
Flask
DevOps
AWS
Git
Apply
Senior DevOps Engineer
1 day ago
≈ $80k – $169k per year (Estimated) • Equity • Remote • Full-Time • 5+ years exp
Go
Python
Databases
PostgreSQL
RabbitMQ
DevOps
Alertmanager
Ansible
Atlantis
Backstage
Chef
CI/CD
containerd
Docker
GCP
GitOps
Google GKE
Grafana
Helm
Incident Management
Kubernetes
Loki
Platform Engineering
Prometheus
Puppet
Terraform
Thanos
IAM
Cybersecurity
Checkov
SOC 2
Least Privilege
Apply
In office • Full-Time • 10+ years exp • Master's Degree • Shanghai
Perl
SystemVerilog
Verilog
Chips/EDA
Cadence Palladium
Cadence Protium
Apply
Principal Design Engineer
4 days ago
≈ $78k – $208k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Cork
SystemVerilog
Verilog
Chips/EDA
Formal Verification
Apply
Staff Network Engineer
4 days ago
≈ $72k – $183k per year (Estimated) • Equity • In office • Full-Time • 12+ years exp • Bachelor's Degree • Dublin
Apply
Software Engineer II: Innovus R&D
4 days ago
≈ $29k – $100k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Belo Horizonte
C#
C++
Java
Rust
AI/ML
Claude
Claude Code
Copilot
AI Agents
DevOps
Git
GitHub
Apply
Lead Digital Verification Engineer
4 days ago
$65k – $120k per year • Equity • In office • Full-Time • High School Diploma • Montreal
Perl
Python
Ruby
SystemVerilog
Verilog
Chips/EDA
Formal Verification
UVM
Apply
Apply
Apply
Apply
Senior ASIC Verification & Validation Engineer
19 days ago
In office • Full-Time • 4+ years exp • Bachelor's Degree • Zhubei
SystemVerilog
Verilog
AI/ML
AI Agents
Frontend
Lighthouse
Apply
Senior Memory Circuit Design Engineer
20 days ago
≈ $108k – $243k per year (Estimated) • Remote • Full-Time • 8+ years exp • Bachelor's Degree • Zhubei
Apply
This is one of many
368,611 more open roles from verified company boards, updated every day.

