368,634open jobs
9,437companies
50,578added this week
Browse all
Location
In office (Hsinchu)
Seniority
Senior · 3+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
SemiWiki is an open community-driven semiconductor web portal and knowledge-sharing platform dedicated to the global electronic design automation (EDA) and semiconductor manufacturing industries. Founded in 2010 by industry veterans Daniel Nenni, Paul McLellan, and David Manners, SemiWiki provides analysis, expert blogging, and commentary on advanced node semiconductor technology, chip design methodologies, foundry economics, and supply chain dynamics.

About SiFive

As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits.

At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are.

Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions. Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time.

Are you ready?

To learn more about SiFive’s phenomenal success and to see why we have won theGSA’s prestigious Most Respected Private Company Award(for the fourth time!), check out ourwebsite andGlassdoor pages.

Job Description:

The Role

As a Cache Subsystem Microarchitect and RTL design engineer at SiFive you will be part of a team of engineers who are passionate about designing industry-leading CPU cores and cache subsystems, based on the revolutionary open-source RISC-V architecture. We are looking for people who are as excited as we are about working in a fast-paced dynamic environment to bring new hardware IP to market quickly, with high quality and exceptional performance.

Responsibilities:

  • You will architect, design and implement new high performance cache subsystems in SiFive's RISC-V CPU core generators and enhance features and performance in existing ones.

  • Work on the microarchitecture development and specification; ensuring that knowledge is shared via great documentation and participation in a collaborative design culture.

  • Perform initial sandbox verification and work closely with the verification team to create and execute detailed verification test plans.

  • Work with the physical implementation team to implement and optimize physical design to meet frequency, area, power goals.

  • Collaborate with the performance modelling team for performance exploration and optimization to meet performance goals.

You will have:

  • At least three years of relevant industry experience working on high-performance, energy-efficient cache subsystem designs, ideally within a CPU or GPU subsystem.

  • A background of successful cache subsystem development from architecture through to tapeout.

  • Expertise in multi-level coherent cache architectures and designs.

  • Experience with TileLink or other similar interconnect architecture.

  • Proficiency with hardware (RTL) design in Verilog, System Verilog or VHDL.

  • Attention to detail and a focus on high-quality design.

  • Ability to work well with others and a belief that engineering is a team sport.

  • A Bachelor's or Master's degree in EE, CE, CS or a related technical discipline, or equivalent experience.

Nice to have:

  • Knowledge of RISC-V architecture.

  • Experience with Scala and/or Chisel.

  • Understanding of IP verification tools and methodologies such as UVM and Formal.

  • Knowledge of at least one object-oriented and/or functional programming language.

If you want to do incredible work and be challenged by exciting, truly innovative projects that will test the boundaries of your skills and creativity, then SiFive is the place for you! Be proud of your work. Do things better. Join SiFive

Additional Information:

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

Taiwan

Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals.

SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,634 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Hsinchu
$55k – $153k per year (Estimated) • In office • Full-Time • Bristol
SystemVerilog
Verilog
VHDL
Chips/EDA
UVM
Apply
$22k – $52k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Moscow
Verilog
VHDL
Chips/EDA
Altium Designer
Apply
$19k – $49k per year (Estimated) • In office • Tomsk
MATLAB
SystemVerilog
Verilog
MATLAB
Simulink
Chips/EDA
Xilinx Vivado
Apply
$87k – $157k per year • In office • Full-Time • 2+ years exp • Bachelor's Degree • Huntsville
C++
MATLAB
Verilog
VHDL
AI/ML
CUDA
CUDA Toolkit
DevOps
CI/CD
Apply
FPGA Engineer 3 days ago
$54k – $149k per year (Estimated) • In office • Full-Time • Bristol
Verilog
VHDL
Chips/EDA
Siemens ModelSim
Siemens QuestaSim
Apply
$206k – $251k per year • In office • Full-Time • 5+ years exp • Master's Degree • Santa Clara • Hsinchu • Austin • Bengaluru • Berkeley
Apply
$176k – $312k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Austin
Python
SystemVerilog
Chips/EDA
Formal Verification
UVM
Apply
$25k – $69k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Bengaluru
DevOps
Git
GitHub
Management
Confluence
Apply
$42k – $85k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Ahmedabad
Perl
Python
SystemVerilog
Verilog
Chips/EDA
Synopsys Verdi
UVM
Apply
$159k – $194k per year • In office • Full-Time • 3+ years exp • Bachelor's Degree • Santa Clara • Cambridge
Bluespec
Chisel
Scala
SystemVerilog
Verilog
VHDL
DevOps
Git
GitHub
Chips/EDA
FIRRTL
UVM
Management
Confluence
Jira
Apply
In office • Full-Time • Master's Degree • Hsinchu
C++
Apply
In office • Full-Time • 1+ year exp • Master's Degree • Tainan • Hsinchu • Kaohsiung • Taichung
Apply
In office • Full-Time • 2+ years exp • Bachelor's Degree • Hsinchu • Taichung
Analytics
Power BI
Apply
$206k – $251k per year • In office • Full-Time • 5+ years exp • Master's Degree • Santa Clara • Hsinchu • Austin • Bengaluru • Berkeley
Apply
In office • 5+ years exp • Bachelor's Degree • Hsinchu
Python
AI/ML
Text-to-Speech
DevOps
Docker
GCP
Terraform
Vercel
Apply
See all jobs
This is one of many
368,634 more open roles from verified company boards, updated every day.