2,048,396open jobs
122,875companies
239,503added this week
Browse all
Salary
≈ $99k – $166k per year (Estimated)
Location
In office (Ottawa)
Seniority
Staff · 6+ years exp

Confirmed on the employer's own hiring board on Nov 2, 2026. First seen by Alion on Oct 16, 2026.

Overview
Company
Impact
Profile match
SiTime makes silicon timing devices that replace traditional quartz oscillators. Its resonators are more resilient to shock, vibration and temperature swings. Communications, automotive and mobile customers use them for precision clocking.
Backed by NEA

About SiTime

SiTime is the Precision Timing company. 

Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.

Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com.

Job Summary

SiTime is looking for a Staff Analog Design Engineer to join a talented analog design team developing advanced clock and timing products. You will lead the development of key circuit blocks from specification through proven silicon. This role requires a solid understanding of top-level architecture and system-level requirements. You will collaborate closely with product development teams and support validation, qualification, and new product release.

Responsibilities:

  • Develop specifications and design analog circuits for high-performance timing products
  • Incorporate circuit blocks into the complete chip design
  • Collaborate with distributed cross-functional teams, including layout, digital, system design, and validation
  • Test, debug, and characterize lab prototypes
  • Support product validation and customer applications

 Qualifications & Requirements: 

  • Master’s or PhD degree in Electrical Engineering.
  • 6+ years of relevant analog/mixed-signal IC design experience.
  • Proven experience in CMOS and/or BiCMOS IC design.
  • Strong knowledge of integrated circuit design, device physics, and advanced process technologies
  • Experience designing PLLs or related blocks such as VCOs, phase detectors, charge pumps, and supporting circuits
  • Solid understanding of transistor behavior, circuit noise theory, and phase-noise concepts
  • Proficiency with the Cadence analog/mixed-signal simulation toolset
  • Familiarity with analog/mixed-signal design flow, simulation methods, design rules and post-layout verification
  • Experience with analog behavioral modeling, SystemVerilog, Verilog-A, and AMS
  • Hands-on lab test and characterization experience

It is not necessary to meet all job requirements to be a qualified candidate for the position. 

Desired Characteristics & Attributes:

  • Collaborative, self-motivated, and positive team contributor
  • Able to empower others and provide effective mentorship
  • Strong analytical and problem-solving skills

Compensation: 

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent. 

In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals-reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.

SiTime is an Equal Opportunity Employer. We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. 

Learn More about SiTime:  Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique.

Pay Range

$114,210—$157,040 CAD

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,048,396 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Ottawa
≈ $89k – $149k per year (Estimated) · In office · 8+ years exp · Bachelor's Degree · Markham
Python
Verilog
C++
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Management
Confluence
Jira
Apply
≈ $82k – $154k per year (Estimated) · In office · 10+ years exp · Bachelor's Degree · Markham
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $74k – $129k per year (Estimated) · Hybrid · Full-Time · 5+ years exp · Bachelor's Degree · Toronto
Chips/EDA
KiCad
Apply
≈ $56k – $112k per year (Estimated) · In office · Secret · Part-Time · High School Diploma · Quebec
Python
PowerShell
C#
C++
Cybersecurity
Ghidra
Management
Agile
Scrum
Kanban
Apply
In office · Internship · 1+ year exp · Bachelor's Degree · Toronto
Python
Verilog
C++
Apply
≈ $69k – $138k per year (Estimated) · In office · Bachelor's Degree · Ottawa
Python
Verilog
SystemVerilog
Perl
Apply
Hybrid · Internship · PhD · Ottawa
Python
C++
SystemVerilog
Perl
Chips/EDA
UVM
Apply
In office · Internship · Ottawa
Python
Java
SystemVerilog
DevOps
Git
Linux
Chips/EDA
UVM
Management
Confluence
Agile
Apply
Cashier 2 days ago
$24k per year · In office · Full-Time · Ottawa
Apply
$26k per year · In office · Full-Time · 1+ year exp · Ottawa
Apply
See all jobs
This is one of many
2,048,396 more open roles from verified company boards, updated every day.