2,065,486open jobs
121,825companies
241,342added this week
Browse all
Salary
≈ $99k – $166k per year (Estimated)
Location
In office (Ottawa)
Seniority
Staff · 10+ years exp

Confirmed on the employer's own hiring board on Oct 30, 2026. First seen by Alion on Oct 16, 2026.

Overview
Company
Impact
Profile match
SiTime makes silicon timing devices that replace traditional quartz oscillators. Its resonators are more resilient to shock, vibration and temperature swings. Communications, automotive and mobile customers use them for precision clocking.
Backed by NEA

About SiTime

SiTime is the Precision Timing company. 

Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.

Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com.

Job Summary

SiTime is seeking a Senior Staff Analog Design Engineer to provide technical leadership in developing advanced clock and timing products. This role combines hands-on circuit design expertise with strong system-level understanding to balance performance, schedule, and cost trade-offs. Working closely with test and validation, program management, product engineering, and other functional teams, you will align technical solutions with business goals and drive projects from concept through successful execution in a collaborative, fast-paced environment.

Responsibilities:

  • Define, design, and develop innovative circuits for high-performance timing products
  • Mentor, lead, and guide junior designers
  • Collaborate effectively with remote engineering teams
  • Support prototype testing, debugging, and lab characterization
  • Provide technical support across the full product development cycle through production release

Qualifications & Requirements:

  • Master’s or PhD degree in Electrical Engineering
  • 10+ years of relevant experience in analog/mixed-signal CMOS design
  • Strong knowledge of integrated circuit design, device physics, and process technology
  • Experience designing PLLs or related building blocks, including VCOs, phase detectors, charge pumps, and similar circuits
  • Deep understanding of transistor behavior, circuit noise theory, and phase noise concepts
  • Proficiency with the Cadence analog/mixed-signal simulation toolset
  • Familiarity with analog/mixed-signal design flow, simulation methods, design rules, post-layout verification
  • Experience with analog behavioral modeling using SystemVerilog, Verilog-A, or AMS
  • Hands-on experience with lab testing and characterization

It is not necessary to meet all job requirements to be a qualified candidate for the position. 

Desired Characteristics & Attributes:

  • Collaborative, self-motivated, and positive team contributor
  • Able to empower others and provide effective mentorship
  • Strong analytical and problem-solving skills

Compensation Range:

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent. The final offer is determined by factors such as location, experience, education, and training.

In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals-reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.

SiTime is an Equal Opportunity Employer. We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program.

Learn More about SiTime:  Review the Get to Know SiTime  section of our career page to explore our culture, values, and what makes us unique. 

Pay Range

$130,500—$186,620 CAD

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,065,486 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Ottawa
$71k – $107k per year · Equity · Hybrid · 5+ years exp · Burnaby
Python
Verilog
SystemVerilog
VHDL
DevOps
Git
Chips/EDA
Xilinx Vivado
Active-HDL
Apply
$85k – $121k per year · Equity · Hybrid · 5+ years exp · Burnaby
Python
Verilog
SystemVerilog
VHDL
DevOps
Git
Chips/EDA
Altium Designer
Siemens ModelSim
Xilinx Vivado
Active-HDL
Vitis
MedTech
ISO 13485
IEC 62304
Design Controls
Apply
≈ $86k – $162k per year (Estimated) · Equity · In office · 7+ years exp · Bachelor's Degree · Ottawa
Python
C++
MATLAB
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Synopsys Design Compiler
Synopsys SpyGlass
Cadence Pegasus
Apply
≈ $99k – $166k per year (Estimated) · Equity · In office · 6+ years exp · Master's Degree · Ottawa
Verilog
SystemVerilog
Apply
≈ $67k – $117k per year (Estimated) · Equity · Remote (Canada) · 3+ years exp · Bachelor's Degree · Ottawa
Python
DevOps
GitLab
Apply
$31k – $47k per year · In office · Full-Time · High School Diploma · Ottawa
Apply
≈ $42k – $106k per year (Estimated) · In office · Ottawa
Python
Java
Apply
Strategic Analyst 1 day ago
≈ $46k – $80k per year (Estimated) · In office · 3+ years exp · Bachelor's Degree · Ottawa
Analytics
Power BI
Management
SharePoint
Apply
$49k – $61k per year · In office · Full-Time · 3+ years exp · Ottawa
Apply
≈ $39k – $96k per year (Estimated) · In office · Part-Time · Ottawa
Apply
See all jobs
This is one of many
2,065,486 more open roles from verified company boards, updated every day.