Analog Designer

STMicroelectronics • Italian • Processors, MCUs & AI Chips • Sensors & Transducers • Master's Degree • SystemVerilog • Stata • 1 month ago
Smart Apply
Similar jobs
1,456,758open jobs
88,633companies
228,746added this week
Browse all
Salary
$42k – $52k per year (gross)
Location
In office (Catania, Pisa)
Seniority
Junior · 1+ year exp

Confirmed on the employer's own hiring board on Oct 11, 2026. First seen by Alion on Jul 13, 2026. STMicroelectronics scores B on the Alion truth index.

Overview
Company
Impact
Profile match

STMicroelectronics

STMicroelectronics is a European semiconductor company headquartered in Geneva that designs and manufactures microcontrollers, sensors, power and analog chips, and imaging devices for automotive, industrial, personal electronics and communications markets. Formed in 1987 from the merger of SGS Microelettronica and Thomson Semiconducteurs and listed in Paris, Milan and New York, it employs people of more than 115 nationalities in 40 countries, with fabs and sites in Crolles, Grenoble, Agrate Brianza, Catania, Singapore, Muar and Calamba. It hires process and validation engineers, facilities and NPI engineers, test operators, HR partners and engineering interns.
st.com • HQ: Geneva, Switzerland • Semiconductor Manufacturing • Sensors & Transducers • Analog & Power Semiconductors • Processors, MCUs & AI Chips • 1001-5000 employees • Est. 1987
Tech stack of STMicroelectronics
Backed by Omnes Capital

LA NOSTRA STORIA

Noi di ST crediamo nel potere della tecnologia di guidare l’innovazione e avere un impatto positivo sulle persone, sulle imprese e sulla società. Siamo un'azienda globale di semiconduttori e la nostra tecnologia avanzata e i nostri chip costituiscono la parte nascosta del mondo in cui viviamo oggi.

Entrando in ST farai parte di un'azienda di oltre 115 nazionalità e presente in 40 paesi, con oltre 50.000 creatori di tecnologia in tutto il mondo!

Lo sviluppo di tecnologie richiede più del solo talento: siamo infatti alla ricerca di persone straordinarie che comprendano la collaborazione e il rispetto. Persone con passione e il desiderio di rompere lo status quo, guidare l'innovazione e sbloccare il proprio potenziale. Intraprendi un viaggio con noi, dove puoi innovare per un futuro che vogliamo rendere più intelligente e più verde, in modo responsabile e sostenibile. La nostra tecnologia inizia con te..

The role is aimed at accelerating the definition and the implementation of IC in Personal Electronics solutions.

The requested figure is represented by a brilliant analog FE design engineer able to propose ideas and design solutions in the context of analog front end for Power Management ICs.

The activities will be focused on system-level implementation, strongly interacting with other departments. Candidate’s key role is based on the cooperation with the system architect, developing blocks and sub-systems to meet the overall target performance, following transistor-level implementation and all simulation/ verification activities. The candidate will work also closely to the layout engineer to drive the layout activity of the designed IPs and he/she will verify the layout impact with post-layout simulations. He/She will participate to the evaluation and characterization of the followed products to verify the functionality and the performances of the designed blocks.

Technical skills and communicative attitude are key ingredients to work in a team from the product specification to the product industrialization.

YOUR SKILLS & EXPERIENCES

  • Master’s degree in electronic engineering.
  • The candidate has 1-5 years experience in analog electronics design.
  • Good knowledge of Spice-based tools and Mixed signal simulation environment.
  • Good knowledge of analog blocks modeling (veriloga/system verilog real number).
  • Proactivity to facilitate and drive the cross-functional team internal discussions.

The expected salary range for this position is €37.500 - €46.000 gross annual salary (RAL), plus variable pay relevant for the role.

In accordance with the EU Pay Transparency Directive and applicable Italian legislation, this compensation range has been determined based on objective, gender-neutral criteria, including job responsibilities, required skills, relevant experience, qualifications, and market benchmarks. Placement within the range will depend on the candidate’s profile and demonstrated competencies. The final offer will be made in compliance with the applicable National Collective Bargaining Agreement (CCNL), where relevant, and our internal compensation policies. We are committed to equal pay for equal work and equal opportunities for all candidates.

ST è orgogliosa di essere una delle 17 aziende certificate come Top Employer Globale 2025 e la prima e unica azienda di semiconduttori a raggiungere questa distinzione. ST è stata riconosciuta in questa classifica grazie al suo approccio di miglioramento continuo e si distingue particolarmente nelle aree di etica e integrità, scopo e valori, organizzazione e cambiamento, strategia aziendale e performance.

In ST, ci impegniamo a promuovere un ambiente di lavoro diversificato e inclusivo, e abbiamo tolleranza zero per la discriminazione. Miriamo a reclutare e mantenere una forza lavoro diversificata che rifletta le società intorno a noi. Ci sforziamo per l'equità nello sviluppo della carriera, nelle opportunità di carriera e nella remunerazione equa. Incoraggiamo i candidati che potrebbero non soddisfare tutti i requisiti a presentare domanda, poiché apprezziamo le prospettive diverse e offriamo opportunità di crescita e apprendimento. La diversità, l'equità e l'inclusione (DEI) sono intrecciate nella nostra cultura aziendale. La nostra visione DEI è: "In ST, puoi essere la versione autentica di te stesso".

Per saperne di più visita il sito: st.com/careers

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,456,758 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Catania
≈ $44k – $101k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Master's Degree • Milan
MATLAB
Design
AutoCAD
Apply
≈ $42k – $126k per year (Estimated) • In office • Internship • Master's Degree • Agrate Brianza
Web3
Smart Contracts
Cryptography
TFHE
Apply
$34k – $57k per year (gross) • In office • 3+ years exp • Bachelor's Degree • Milan
Cybersecurity
CAPA
Management
Confluence
Apply
≈ $40k – $94k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Greece
Apply
FPGA Design Engineer 2 months ago
≈ $43k – $128k per year (Estimated) • Hybrid • Espoo
VHDL
DevOps
CI/CD
Quantum
IQM
Apply
≈ $57k – $171k per year (Estimated) • In office • Contractor • Leuven
Python
Verilog
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Formal Verification
Apply
≈ $73k – $174k per year (Estimated) • In office • Full-Time • Leuven
Python
Verilog
SystemVerilog
Chips/EDA
Tessent
Cadence Conformal
Apply
SoC Design Engineer 7 hours ago
In office • Full-Time • Bachelor's Degree • Tianjin
Verilog
SystemVerilog
VHDL
Apply
$13k – $32k per year (gross) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Moscow
Python
Verilog
SystemVerilog
VHDL
DevOps
Git
Chips/EDA
Xilinx Vivado
Apply
≈ $147k – $349k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Haifa
Verilog
C++
SystemVerilog
Perl
Apply
≈ $42k – $126k per year (Estimated) • In office • Internship • Master's Degree • Agrate Brianza
Web3
Smart Contracts
Cryptography
TFHE
Apply
≈ $47k – $102k per year (Estimated) • In office • 3+ years exp • Singapore
Python
Verilog
SystemVerilog
Apply
≈ $48k – $102k per year (Estimated) • In office • 3+ years exp • Singapore
Verilog
SystemVerilog
VHDL
Chips/EDA
UVM
Apply
≈ $41k – $96k per year (Estimated) • In office • Full-Time • 4+ years exp • Grenoble • Paris
Python
Verilog
SystemVerilog
VHDL
Chips/EDA
UVM
Apply
≈ $49k – $87k per year (Estimated) • In office • Full-Time • 10+ years exp • Grenoble • Paris
Verilog
VHDL
Apply
FPGA Engineer 3 days ago
$31k – $38k per year • In office • Full-Time • Master's Degree • Catania
Verilog
SystemVerilog
VHDL
Apply
≈ $56k – $105k per year (Estimated) • In office • Full-Time • Catania
Perl
Chips/EDA
Cadence Virtuoso
Apply
$68k – $92k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Catania
Python
Verilog
SystemVerilog
Perl
Management
Agile
Apply
Senior Digital Design 11 days ago
$57k – $78k per year • In office • Full-Time • 5+ years exp • Master's Degree • Catania
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Siemens QuestaSim
Formal Verification
Cadence Genus
Synopsys Formality
Apply
$35k – $48k per year • In office • Full-Time • Master's Degree • Catania
Python
Verilog
C++
SystemVerilog
VHDL
Apply
See all jobs
This is one of many
1,456,758 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles