ASIC Digital Design, Staff Engineer - 19511

Job Description and Requirements

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent years designing RTL that ships in real products, not just passes verification. You know that the difference between a design that meets timing at 800MHz and one that barely scrapes by at 600MHz is a hundred small decisions made during architecture, and you are the kind of engineer who makes those decisions deliberately. You think in trade-offs, area versus latency versus throughput, and you can articulate why you chose one path over another without needing to defend it.

You are comfortable moving between high-level architecture discussions and deep RTL debugging. When someone hands you a 300-page IEEE spec, you do not get overwhelmed. You pull out what matters, sketch the datapath, identify the bottlenecks, and start building. You have written enough Verilog to know when a design is going to cause problems in synthesis before you even run the tool.

You do not need to be told twice. If a CDC violation shows up, you fix it. If a customer asks a tough question about your design, you answer it with specifics, not hand-waving. At Synopsys, you will work on DesignWare IP cores that power everything from automotive systems to enterprise infrastructure. The designs are complex, the standards are real, and what you build will matter.

What You'll Be Doing

• Design and architect next-generation high-performance RTL for DesignWare IP cores targeting commercial, enterprise, and automotive applications
• Translate IEEE 802.3 specifications and customer requirements into detailed micro-architecture documents and synthesizable Verilog or SystemVerilog RTL
• Own RTL implementation end to end, including coding, synthesis with Fusion Compiler or similar tools, CDC analysis, formal verification, and timing closure at speeds exceeding 600MHz
• Build complex datapath architectures such as Reed Solomon FEC encoders and decoders, BCH codes, parallel CRC engines, and MAC SEC blocks with clear area, latency, and throughput trade-offs
• Debug and resolve design issues across lint, CDC, synthesis, and static timing flows using industry-standard tools
• Collaborate with global teams of designers, verification engineers, and customers to refine specifications, resolve technical challenges, and deliver production-quality IP
• Mentor and technically lead a small team of designers, reviewing their work and guiding architecture decisions

The Impact You Will Have

• Your RTL designs will ship in high-volume products across automotive, enterprise, and commercial markets, directly affecting performance and reliability
• You will define micro-architectures that set the standard for area efficiency, timing closure, and power consumption in next-generation DesignWare IP
• Your ability to close timing at high frequencies will enable customers to meet aggressive performance targets in their SoCs
• Your architectural decisions will influence how DesignWare IP scales across protocol generations, from Ethernet to PCIe to MIPI
• Your mentorship will elevate the technical capabilities of the design team and improve the quality of deliverables across the board
• Your collaboration with customers will ensure that Synopsys IP meets real-world requirements, not just spec checkboxes
• Your contributions to design flows, synthesis methodologies, and quality processes will strengthen the entire IP development pipeline

What You'll Need

• Bachelor's or Master's degree in Electrical Engineering, Electronics, or VLSI with 5 to 10 years of hands-on RTL design experience
• Proven track record designing datapath blocks such as Reed Solomon FEC, BCH codes, parallel CRC, or MAC SEC engines with demonstrable trade-offs in area, latency, and throughput
• Deep experience with synthesizable Verilog or SystemVerilog RTL coding for ASIC designs, including lint, CDC, synthesis, and formal verification flows
• Hands-on experience closing timing on designs running at 600MHz or higher, ideally using physical-aware synthesis tools like Fusion Compiler
• Strong knowledge of at least one industry protocol: Ethernet, DDR, PCIe, USB, MIPI, or AMBA (AXI, AHB)
• Experience with control path designs such as asynchronous FIFOs, DMA architectures, and SPRAM or DPRAM interfaces
• Familiarity with Perforce or similar version control systems and scripting in Perl or shell is a plus

Who You Are

• You can take a 200-page IEEE specification, extract the critical design requirements, and turn it into a working micro-architecture without needing someone to hold your hand
• You do not just write RTL, you think about what happens when it hits synthesis, when it goes through CDC analysis, and when it runs at 800MHz in a customer's SoC
• You can sit in a design review, explain a complex datapath trade-off in two minutes, and answer tough questions without getting defensive
• You have mentored other engineers before, whether formally or informally, and you know how to give feedback that actually helps someone improve
• You are comfortable working across time zones with teams in the US, Europe, and Asia, and you do not let communication gaps slow down progress
• You take ownership, if something breaks in your design, you do not wait for someone else to notice, you fix it

The Team You'll Be Part Of

You will join the DesignWare IP Design R&D team in Bangalore, part of Synopsys IP Group. This is a global team of expert engineers working on state-of-the-art synthesizable IP cores that ship in high-volume commercial, enterprise, and automotive products. You will collaborate with RTL designers, verification engineers, and architects across multiple sites worldwide. This is a technical individual contributor role with opportunities to lead design efforts and mentor other engineers. The team works on cutting-edge IP using the latest HDL and design flows, and you will have direct exposure to customer requirements and industry-leading design methodologies.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.