1,008,666open jobs
59,992companies
167,270added this week
Browse all
Salary
≈ $49k – $111k per year (Estimated)
Location
In office (Porto)
Seniority
Staff · 8+ years exp

Confirmed on the employer's own hiring board on Oct 1, 2026. First seen by Alion on Sep 30, 2026. Synopsys scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.

Job Description and Requirements

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

You are a highly skilled engineer with deep experience in mixed-signal board design, power integrity, and signal integrity for complex systems.

You thrive in complex problem-solving environments, ensuring the delivery of high-quality, reliable products. Your collaborative spirit and excellent communication skills enable you to work effectively with cross-functional teams, driving project success through innovation and technical excellence.

What You’ll Be Doing:

  • Create and review PI models for the SerDes IP we develop.
  • Support the analog design team in assessing PI performance of IP designs.
  • Support customer cases related to PI.

The Impact You Will Have:

  • Support the development of industry-leading SerDes IP used in diverse markets such as mobile, automotive, AI, HPC, IoT, 5G, and storage.
  • Strengthen cross-functional collaboration, enabling seamless integration of analog and mixed-signal designs.
  • Contribute to Synopsys’ reputation for delivering high-quality, silicon-proven IP solutions.
  • Ensure the reliability and performance of high-performance silicon IP solutions.
  • Advance technical excellence through continuous improvement and strong engineering collaboration.

What You’ll Need:

  • M.Sc. in Electrical Engineering.
  • 8+ years of experience in mixed-signal PCB design for high-density systems.
  • Experience in power integrity and EMC/EMI analysis from schematic through layout, simulation, and bench validation.
  • Experience leading board bring-up, including PI and signal quality validation.
  • Experience with circuit design simulator software (HSPICE, PSPICE or equivalent simulation tools).
  • Experience working in UNIX environments.
  • Preferred: experience working with MATLAB.
  • Preferred: experience working with Ansys Totem.
  • Strong written and verbal communication skills in English.

Who You Are:

  • A proactive and self-motivated individual with a passion for technology.
  • Collaborative team player who thrives in multicultural, global environments.
  • Analytical thinker with strong problem-solving and organizational skills.
  • An effective communicator with strong interpersonal skills.
  • Excellent problem-solving skills and attention to detail.

The Team You’ll Be A Part Of:

You will join Synopsys’ fast-growing analog and mixed-signal R&D team, dedicated to developing the highest data rate SerDes IP in advanced process nodes. The team is global, dynamic, and cross-functional, working collaboratively to deliver world-class products that power innovations across multiple industries. You’ll have opportunities to interact with experts from diverse backgrounds, contribute to cutting-edge projects, and shape the future of silicon IP.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,008,666 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Porto
≈ $90k – $173k per year (Estimated) • In office • 4+ years exp • Bachelor's Degree • United States
Cybersecurity
CAPA
Analytics
Microsoft Excel
Apply
≈ $57k – $140k per year (Estimated) • In office • Canada
Apply
$51k – $62k per year • In office • Full-Time • 2+ years exp • Master's Degree • Liège
Apply
$73k – $85k per year • In office • Full-Time • 5+ years exp • Master's Degree • Liège
AI/ML
Machine Learning
IoT
MQTT
OPC UA
Apply
≈ $66k – $143k per year (Estimated) • Hybrid • Full-Time • Casablanca
Apply
≈ $69k – $144k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Maia
Verilog
SystemVerilog
VHDL
DevOps
HPC
Apply
In office • 8+ years exp
Chips/EDA
Synopsys HSPICE
Apply
≈ $70k – $147k per year (Estimated) • In office • Master's Degree • Maia
Verilog
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Formal Verification
Apply
≈ $70k – $147k per year (Estimated) • In office • 3+ years exp • Master's Degree • Maia
Verilog
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Formal Verification
Apply
≈ $29k – $61k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Bengaluru
Python
DevOps
HPC
Windows
Chips/EDA
Ansys SIwave
Apply
≈ $102k – $196k per year (Estimated) • In office • Bachelor's Degree • Sunnyvale
TCL Scripting
DevOps
Linux
Chips/EDA
Synopsys Verdi
Apply
≈ $47k – $106k per year (Estimated) • In office • 3+ years exp • Seongnam
Python
Perl
Chips/EDA
Synopsys PrimeTime
Synopsys PrimePower
Apply
≈ $49k – $110k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Tokyo
Python
Apply
In office • 5+ years exp • Bachelor's Degree
Apply
≈ $81k – $168k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Nepean
AI/ML
BERT
Apply
≈ $24k – $56k per year (Estimated) • In office • Contractor • Porto
Apply
≈ $24k – $56k per year (Estimated) • In office • Part-Time • Porto
Apply
≈ $24k – $56k per year (Estimated) • In office • Part-Time • Porto
Apply
≈ $24k – $56k per year (Estimated) • In office • Part-Time • Porto
Apply
≈ $46k – $112k per year (Estimated) • In office • 5+ years exp • Master's Degree • Porto
SQL
Databases
Databricks
DevOps
Azure
Cybersecurity
GDPR
Analytics
Informatica
Collibra
Alation
Management
WhatsApp
Apply
See all jobs
This is one of many
1,008,666 more open roles from verified company boards, updated every day.