Salary
≈ $39k – $65k per year (Estimated)
Location
In office (Dallas)
Seniority
Intern
Employment
Internship
Confirmed on the employer's own hiring board on Oct 12, 2026. First seen by Alion on Oct 7, 2026. Texas Instruments scores B on the Alion truth index.
Overview
Company
Impact
Profile match
Headquartered in Dallas, Texas, Texas Instruments is a global semiconductor design and manufacturing company that develops analog chips and embedded processors. The firm serves tens of thousands of customers worldwide, helping them create advanced electronics for industrial, automotive, personal electronics, and enterprise markets. Through continuous innovation in semiconductor technology, the corporation plays a pivotal role in shaping modern electronic systems and power management solutions.
Backed by NEA, Lightspeed Venture Partners
Change the world. Love your job.
As an Analog IC Design Engineer, you'll architect new TI products and make our customers' visions a reality. You'll define, design, model and verify integrated circuits, with the opportunity to work in a lot of exciting areas and with industry experts.
As an Analog IC Design Engineer, some of your responsibilities include:
- Partner with business teams and system engineering to develop mutually agreeable design specifications
- Provide high-level analysis on chip architecture trade-offs to ensure spec compliance and superior performance at a competitive cost
- Participate in design reviews and creating the necessary design and product documentation
- Supervise IC layouts to ensure a high-performance standard
- Characterize prototypes, developing test specifications and coordinating with test/product engineering to drive product releases
- Drive behavioral models
Put your talent to work with us as a Analog IC Design Engineer !
Minimum requirements:
- Currently pursuing a Bachelor's degree in Electrical Engineering, Electronics Technology, Electrical Engineering Technology, Electrical and Computer Engineering, Computer Science or related field
- Cumulative 3.0/4.0 GPA or higher
Preferred qualifications
- Familiarity with PDK (Process Design Kits) and IC Design workflows
- Exposure to Cadence Virtuoso and related EDA tools
- Ability to establish strong relationships with key stakeholders critical to success, both internally and externally
- Strong verbal and written communication skills
- Ability to quickly ramp on new systems and processes
- Demonstrated strong interpersonal, analytical and problem-solving skills
- Ability to work in teams and collaborate effectively with people in different functions
- Ability to take the initiative and drive for results
- Strong time management skills that enable on-time project delivery
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,523,897 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Early Careers
Similar stack
Same company
Dallas
Apply
Apply
Intern, Health Promotions
8 hours ago
≈ $25k – $42k per year (Estimated) • In office • Internship • Bachelor's Degree • Chico
Management
Microsoft Teams
Microsoft Office
Apply
Summer Intern - Compliance
1 day ago
$54k – $58k per year • In office • Internship • Master's Degree • United States
AI/ML
LLM
Apply
≈ $36k – $60k per year (Estimated) • In office • Internship • Master's Degree • Las Vegas
Apply
Senior Analog Engineer
3 days ago
$135k – $160k per year • Hybrid • Full-Time • Bachelor's Degree • San Jose
Chips/EDA
Cadence Virtuoso
Management
Agile
Apply
$85k – $146k per year • In office • Full-Time • Bachelor's Degree • Essex Junction
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
Analog Layout Principal Engineer
3 days ago
≈ $26k – $59k per year (Estimated) • Equity • In office • Full-Time • 15+ years exp • Bachelor's Degree • Bengaluru
AI/ML
Copilot
ChatGPT
Chips/EDA
Cadence Virtuoso
Apply
Apply
Analog Circuit Design Engineer
4 days ago
≈ $37k – $86k per year (Estimated) • In office • Full-Time • 3+ years exp • Takasaki
Chips/EDA
Cadence Virtuoso
Management
Agile
Apply
Analog Design Eng Intern
4 days ago
≈ $46k – $76k per year (Estimated) • In office • Internship • Santa Clara
Apply
Business and Ops Intern
5 days ago
≈ $7k – $14k per year (Estimated) • In office • Internship • Bachelor's Degree • New Taipei
Apply
Analog Design Eng Intern m/f/d
5 days ago
≈ $33k – $57k per year (Estimated) • In office • Internship • Master's Degree • Freising
Apply
≈ $34k – $52k per year (Estimated) • In office • Internship • Bachelor's Degree • United Kingdom
C++
Apply
≈ $34k – $59k per year (Estimated) • In office • Internship • Freising
Python
C++
Apply
$31k – $42k per year • In office • Full-Time • Plano • Dallas
Apply
$54k – $74k per year • In office • Full-Time • Dallas
DevOps
Red Hat
AWS
Linux
Windows
Apply
≈ $29k – $56k per year (Estimated) • In office • Internship • Charlotte • Dallas
Python
SQL
AI/ML
Machine Learning
Analytics
Tableau
Power BI
Apply
≈ $29k – $56k per year (Estimated) • In office • Internship • Dallas • Charlotte
Apply
≈ $29k – $56k per year (Estimated) • In office • Internship • Dallas • Charlotte
Apply
This is one of many
1,523,897 more open roles from verified company boards, updated every day.

