Design Verification Engineer m/w/d

Change the world. Love your job.

Why APP?

Power is everywhere! The Analog Power Products team designs and develops more than 30,000 products for the industrial, automotive, personal electronics and communications markets. Our solutions cover the entire AC/DC and DC/DC power spectrum and are leading the industry in power density, power consumption, EMI performance, and other performance metrics. Made up of six dynamic business units, APP is at the forefront of industrial and next-generation automotive trends. You will be joining the SR-LVB product line which is located in Freising, Germany and is working in the fields of inductive DCDC converters. We focus on fully integrated buck converters and controllers in the low voltage area (<7V>

About the Job

The SR-LVB product line is seeking for a highly motivated Verification Engineer (AMS/DMS). As a member of the Verification team, you will be part of ensuring that the devices work according to specification as well as in-system. Verification engineers work together with analog designers, digital designers, system engineers and test engineers. They are involved in the complete project cycle: scheduling tasks in the project planning phase, verifying the implementation in the design phase and supporting the validation, test and qualification team when the silicon is back. In this position you will gain or further enhance your in-depth knowledge of the latest verification methodologies and tools as well as your understanding of analog circuits.

As part of your job, you will also get exposure to other roles such as: Digital Design & Analog Design through formal learning, projects and on-the-job development experiences that will help you broaden your knowledge and accelerate your growth and success at TI.

Example products we have built are TPS62870, TPS62A01, TPS62810, TPS62880

As a Verification Engineer, the key responsibilities are the following but not limited to:

• Execute the pre-silicon verification of mixed-signal ICs in an UVM based environment (AMS/DMS)

• Collaborate closely with digital/analog designers, applications and system engineers, and manufacturing test to support pre-silicon verification efforts

• Implement test-benches to apply stimuli and checks to verify DUT behavior

• Write detailed verification plans to cover project requirements for top-level functionality, and construct test cases exercising the plan

• Evaluate system-level use-cases and re-create these in simulation

• Develop and maintain behavioral models (VerilogAMS / WREAL)

• Review the digital and analog design to provide guidance on Design for Verification architecture and features during chip development

• Simulate RTL and Gates+SDF, including verifying chip-level timing between analog and digital circuits, as well as closed-loop simulation with analog behavioral models

• Actively participate in the development and improvement of the existing verification flow

Minimum Qualifications:

• Bachelor or Master’s degree in electrical engineering or equivalent

Preferred Qualifications:

• Background in design verification languages and methodologies (e.g. Verilog, SystemVerilog, UVM)

• Experience in writing verification plans, creating test benches, automating regression test suites, preparing and presenting detailed verification reviews

• Experience in debugging AMS simulations, digital RTL and analog schematics

• Able to drive the adoption of new methodologies

• Basic knowledge of behavioral modeling for analog IPs (VerilogAMS / WREAL)

• Scripting skills (Ruby, Python, Perl, …)

• Knowledge of Cadence tool suite (ncsim, vManager, IMC, …)

• DCDC converter knowledge is a plus

• Open personality with strong verbal and written communication skills

• Highly self-motivated team player with the ability to collaborate with international and cross-functional teams

• Strong analytical and problem-solving skills

• Ability to take the initiative and drive for results

• Strong English language skills, German is a plus